Portable Computer Technology (PCT) Research and Development Program Phase 2 by Sorgi, Alan et al.
NASA-CR-201024
PORTABLE COMPUTER TECHNOLOGY (PCT)
RESEARCH AND DEVELOPMENT PROGRAM
PHASE II ._
FINAL REPORT
Prepared for
National Aeronautics and Space Administration
Ames Research Center
Moffett Field, California 94035
September 25, 1995
In Compliance with
Prime Contract No. NAS2-13902
Science Applications International Corporation
4224 Campus Point Court
San Diego, California 92121-1513
https://ntrs.nasa.gov/search.jsp?R=19960025355 2020-06-16T04:04:31+00:00Z
PORTABLE COMPUTER TECHNOLOGY (PCT)
RESEARCH AND DEVELOPMENT PROGRAM
PHASE II
FINAL REPORT
Prepared for
National Aeronautics and Space Administration
Ames Research Center
Moffett Field, California 94035
September 25, 1995
In Compliance with
Prime Contract No. NAS2-13902
Science Applications International Corporation
4224 Campus Point Court
San Diego, California 92121-1513
FINAL REPORT- September 25, 1995
1.0
1.1
1.2
2.0
2.1
2.2
2.2.1
2.2.1.1
2.2.1.2
2.2.1.3
2.2.2
2.2.2.1
2.2.3
2.2.4
2.3
2.4
2.5
2.6
2.7
2.7.1
2.7.1.1
2.7.2
2.7.3
2.7.4
2.8
3.0
3.1
3.1.1
4.0
4.1
4.1.1
4.1.2
5.0
5.1
5.2
6.0
6.1
6.2
6.3
6.4
6.5
6.5.1
6.5.2
6.5.3
6.6
6.6.1
6.6.2
7.0
7.1
TABLE OF CONTENTS
Page No.
INTRODUCTION ................................................ : ................................................ 3
Final Report Format .............................................................................................. 4
Preface and Acknowledgments ............................................................................. 4
WIRELESS SERVER MODULE ......................................................................... 5
WSM Specification ............................................................................................... 6
WSM CORE SYSTEM ......................................................................................... 7
Pentium Processor ................................................................................................. 8
486 versus Pentium ............................................................................................... 8
Pentium Processor Features ................................................................................... 8
Pentium Benchmarks ............................................................................................. 9
Chipset Selection ................................................................................................. 10
OPTi Viper Desktop Chipset Features ................................................................ 11
Memory ............................................................................................................... 11
PCI Bus ................................................................................................................ 12
SCSUEthernet Interface ....................................................................................... 13
Video Interface .................................................................................................... 14
/AT Interfaces ...................................................................................................... 17
PCMCIA Interface .............................................................................................. 19
Power Supply ...................................................................................................... 20
Power input .......................................................................................................... 20
Power Supply Protection Circuits ....................................................................... 21
Power Supply Evaluations ................................................................................... 21
Battery Charging and Discharging ...................................................................... 24
Power Supply Measurements .............................................................................. 25
Temperature Sensors ........................................................................................... 26
DISPLAY MODULE .......................................................................................... 27
APW II Display Specification ............................................................................. 27
Sharp 10.4" LCD Display Characteristics ........................................................... 27
BATI'ERY MODULE ........................................ :............................................... 28
Battery Module Specification .............................................................................. 28
Operation Characteristics .................................................................................... 28
Battery Pack Operational Configuration ............................................................. 29
KEYBOARD MODULE ..................................................................................... 30
Keyboard Module Specification .......................................................................... 30
Operation Characteristics .................................................................................... 30
APW II MECHANICAL CONFIGURATION ................................................... 31
Wireless Server Module Mechanical Configuration ........................................... 32
Display Module Mechanical Configu,'ation ........................................................ 32
Battery Module Mechanical Configuration ......................................................... 32
Keyboard Module Mechanical Configuration ..................................................... 33
Printed Wiring Assemblies (PWA) ..................................................................... 33
CPU PWA Layout ............................................................................................... 33
Power Supply PWA Layout ................................................................................ 33
Display PWA Layout .......................................................................................... 33
Special Safety Design Characteristics ................................................................. 33
Conformal Coating .............................................................................................. 33
CPU Backup Battery Circuit Protection .............................................................. 33
WIRELESS COMPUTING DEVICES ............................................................... 34
Hewlett-Packard Omnibook 600C Hardware Specifications .............................. 35
FINAL REPORT-September25, 1995
7.1.1
7.2
8.0
8.1
8.2
9.0
9.1
9.2
9.3
10.0
10.1
10.1.1
10.1.2
10.1.3
10.1.5
10.2
10.3
10.4
10.5
10.6
11.0
TABLE OF CONTENTS (Continued)
HP Omnibook 6(X_C Conlbrmal Coating ............................................................ 36
Dauphin DTR-2 Hardware Specifications ........... . .............................................. 36
DEMONSTRATIONS ........................................................................................ 37
Wireless Data Transmission Demonstration ....................................................... 37
File Acquisition Demonstration .......................................................................... 37
APW II SOFTWARE .......................................................................................... 38
Software Description ........................................................................................... 38
Boot Sequence ..................................................................................................... 39
Diagnostic Utility ................................................................................................ 39
TEST RESULTS ................................................................................................. 40
APW II Thermal Survey Test .............................................................................. 40
Thermal Design ................................................................................................... 40
Thermal Survey Test ........................................................................................... 40
Thermal Survey Test Results .............................................................................. 41
Thermal Survey Conclusion ................................................................................ 42
EMI Test .............................................................................................................. 42
Battery Pack Discharging Test ............................................................................ 42
Environmental Stress Screening (ESS) Results .................................................. 44
Software Validation Test Results ........................................................................ 44
Acceptance Testing ............................................................................................. 44
SAFETY DATA INFORMATION ..................................................................... 45
APPENDICES
APPENDIX 1
APPENDIX 2
APPENDIX 3
APPENDIX 4
APPENDIX 5
APPENDIX 6
APPENDIX 7
APPENDIX 8
APPENDIX 9
APPENDIX 10
APPENDIX 11
APPENDIX 12
WIRELESS SERVER MODULE DATA SHEETS
DISPLAY MODULE DATA SHEETS
BATTERY MODULE DATA SHEETS
KEYBOARD MODULE DATA SHEETS
THERMAL, EMI TEST RESULTS
POWER SUPPLY TEST RESULTS
CONFORMAL COAT RESULTS
ACCEPTANCE TEST PROCEDURE
ENVIRONMENTAL STRESS SCREENING RESULTS
SOFTWARE VALIDATION RESULTS
SAFETY DATA INFORMATION
ABBREVIATIONS AND ACRONYMS
ii
FINAL REPORT- September 25, 1995
1.0 INTRODUCTION
The Portable Computing Technology (PCT) project was structured to evaluate and test
advanced computer processing technology, create testbeds, integrate advanced wireless
communications, and demonstrate advanced mobile client server applications.
Phase I, which was completed June 1993, concentrated on research in display and
processor technologies, modular packaging techniques, software testing, and
customization of power and interface technology to meet NASA performance and safety
requirements for the Shuttle. As a result of the research fwe testbed systems were
completed based upon an Intel 486 microprocessor, with a modular design featuring a
display module, a detachable keyboard and a removable hard disk drive. These testbeds
supported multiple mounting configurations for additional flexibility in a micro-gravity
environment.
Phase II, the subject of this project report, focused on:
1) Design and development of two Advanced Portable Workstation II (APW II) units.
These units incorporate advanced technology features such as a low power Pentium
processor, a high resolution color display, National Television Standards Committee
(NTSC) video handling capabilities, a Personal Computer Memory Card International
Association (PCMCIA) interface, and Small Computer System Interface (SCSI) and
ethernet interfaces.
2) Use these units to integrate and demonstrate advanced wireless network and portable
video capabilities.
3) Qualification of the APW II systems tbr use in specific experiments aboard the Mir
Space Station.
A major objective of the PCT Phase II program was to help guide future choices in
computing platforms and techniques for meeting National Aeronautics and Space
Administration (NASA) mission objectives. The focus being on the development of
optimal configurations of computing hardware, software applications, and network
technologies for use on NASA missions.
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1.1 Final Report Format
The final report has been organized in sections, with each section representing an APW II
Module, mechanical specifications and test results. Below is a list of the major sections
that are covered in the report:
• Wireless Server Module (WSM)
• Display Module (DM)
• Battery Module (BM)
• Keyboard Module (KM)
• APW II Mechanical Configuration
• Wireless Computing Device
• Demonstrations
• Test Results
• Safety Data Information
Each APW II module section describes the main features of that particular APW II
module and its components. Each section has an associated appendix that includes the
data sheets of the components used in the APW II design as well as reference information
on additional complimentary products. In addition, the appendices also contain test
results conducted on the APW II during the design verification phase of the program.
1.2 Preface and Acknowledgments
The PCT Phase II project was supported by Contract Number NAS2-13902 from the
NASA Ames Research Center. The SAIC project team consisted of the following
individuals: Michael Castillo, Kenyon McGuire, and Alan Sorgi. Product and corporate
names may be trademarks or registered trademarks of other companies, and are used only
for explanation and to the owners' benefit, without intent to infringe. A list of
abbreviations and acronyms is provided in Appendix 12.
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2.0 WIRELESS SERVER MODULE
The APW 11Wireless Server Module (WSM), Part Number 65460-1, consists of a single
assembly which includes the Central Processing Unit (CPU) (printed circuit card and
components) and the power supply (printed circuit card and components). The WSM is
the main module of the APW II system. It was designed to include the most current
computer technology such as the Pentium Processor, a Peripheral Component
Interconnect (PCI) Local Bus, Error Detection and Correction (EDAC) Single Inline
Memory Modules (SIMM), NTSC video input and a Dual PCMCIA interface. Figure 1
depicts the overall APW II system configuration.
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Figure 1 Overall System Block Diagram
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2.1 WSM Specification
At the start of the project the initial baseline requirements for the APW II focused on six
major elements. These elements were considered important to the success of the project
so they were evaluated closely. SAIC assessed both the technical and financial merit of
incorporating these elements into the APW II with the focus of the design on the WSM,
since it was the module that would have the most complex elements (the CPU and the
power supply). The key areas reviewed were:
• a low power 486 processor
• 16 Mega Bytes (MB) Dynamic Random Access Memory (DRAM)
• a PCMCIA Ethemet card (Type II or Type III)
• PCMCIA slot
• One RS-232 interface and one RS-422 interface
• a NTSC Video interface
Once SAIC completed the assessment the results were presented to NASA at the
Requirements Review. As a result of the review, both SAIC and NASA Ames decided
that the above features could be incorporated into the APW II with little risk and within
the projects budget and schedule. Besides the listed features above, several additional
features were evaluated for possible incorporation into the APW II. The features
included:
• a low power Intel Pentium processor at 90 MHz
• 32 MB DRAM expandable to 64 MB with Error Detection and Correction
(EDAC)
• a 260 MB removable hard disk
• a 3.5", 1.44 MB floppy drive of low-volume design
• A SCSI interface supporting SCSI-II operation
• a built-in Ethemet interface
• an Enhanced Parallel Port
• a Super Video Graphics Accelerator (SVGA) analog RGB monitor output
SAIC evaluated the additional features and concluded that these features could be
included.
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2.2 WSM CORE SYSTEM
Architecturally, the WSM is comprised of a core system and other major components.
Figure 2 depicts the Core System Block Diagram.
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Figure 2 Core System Block Diagram
The core system consists of a low power Intel Pentium processor at 90 MHz, an OPTi
Viper Chipset, 32 MB of DRAM expandable to 64 MB with error detection and
correction (EDAC), 512 KB of Cache Memory, a PCI Bus, and an International System
Architecture (ISA) Bus.
Other major system components include a SCSI-II and Ethernet Interface, a NTSC Video
Interface, a Video Graphics Accelerator (VGA) and Flat Panel Interface,/AT Interfaces
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(Serial, Parallel, Keyboard/Mouse, Integrated Drive Electronics ODE), Floppy), a
PCMCIA Interface (Dual Slot), a Power Supply, and a temperature monitoring feature.
2.2.1 Pentium Processor
2.2.1.1 486 versus Pentium
During the preliminary design phase, it was decided that a higher performance machine
was more important than a lower power implementation of a 486 processor. Therefore, it
was decided to go forward with a design using a Pentium. Another consideration for
using a Pentium processor was NASA needed a system that could handle Electronic Still
images and real-time video input. These functions typically require a high speed bus for
processing of the data. SAIC determined that a PCI bus could support these functions,
however, to take full advantage of the PCI bus a Pentium processor would be required.
The decision to implement a system using a Pentium was not without risk. The risks
centered around the use of certain critical interfaces, availability of components, and
system design approach as it relates to the Pentium architecture. The critical interfaces
included the PCI Bus, the NTSC video, the ethernet and the SCSI II, all of which were
newly released products. These interfaces were relatively new and in most cases SAIC
relied on the preliminary information from the manufacturer and pre-production
components to start the design process early.
2.2.1.2 Pentium Processor Features
The Intel Pentium processor (90 Mhz) delivers the highest performance possible for a
Personal Computer (PC). It is compatible with the huge base of PC software and runs
applications up to twice as fast as the Intel DX4 processor. Additionally, a Pentium
processor delivers the extra power needed/'or today's PC applications. The Pentium
processor is capable of running the most demanding mobile applications and has the
performance to run full screen, full-motion video, real-time animation, compute intensive
3D modeling graphics applications, and mobile multimedia presentations.
Another characteristic which makes the Pentium unique, is its power management
capabilities. With concern over power consumption, the Pentium has incorporated an
architecture to provide a platform for high performance computing, yet manages to keep
power consumption to a minimum. For instance, the Pentium has the ability to quickly
disable the numeric processor when no floating point operations are occurring, and can
also reduce its power consumption to 20 percent of normal during "HALT" states.
Another main feature of the Pentium is the use of a 3.3 volt design, which significantly
reduces power consumption over that of its predecessor. One other power saving feature
of the Pentium is its ability to stop its internal clock on demand. This can also be used to
reduce the Pentium's power consumption by reducing its perlbrmance in small
increments until the desired level of heat production or power consumption is reached.
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2.2.1.3 Pentium Benchmarks
Figures 3 and 4 show comparative benchmark results for the Pentium processor and the
PCI bus, both of which were incorporated in the APW II design. The results show
tremendous gain over that of a 486 DX4 and an ISA bus respectively. See Appendix 10
for additional benchmark results for the APW II.
I Comparative Processor Benchmarks Power Meter 1.2 MIPS I
7O
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486DX 33MHz 486DX2 66MHz 486DX4 100MHz Pentium 3.3V 90MHz
Figure3 Power Meter Benchmark Results
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Figure 4 PCUEISA/ISA Bus Performance Benchmark Results
2.2.2 Chipset Selection
Several processing core logic chipsets were considered for implementation into the APW
II design. The choices were based primarily on availability. Other criteria centered
around the chipsets ability to work with the Pentium architecture. The initial choices
under consideration were VLSI Technology's "Supercore 590", ACER's "Aladdin"
M 1461/M 1449, International Business Machine's (IB M's) latest EDAC chipset and
OPTi's "Viper" Desktop Chipset. All the chipset candidates exhibited main features
meeting the basic requirements for the APW II system. These included 3.3 volt support
for reduced system power, an integrated PCI local bus, an ISA bus, and a memory system
optimized for operation without secondary cache.
The following is a summary of each of the chipsets reviewed.
IBM Microelectronics. This chipset features the ability to run with any speed variant of
the Pentium, supports low power 3.3 Volt operation, "green" features for implementing a
Microsoft Advanced Power Management (APM) dliver, and contains a built-in EDAC
circuit. The chipset's EDAC feature can be used with standard 36 bit SIMMS. Other
features included a very high integration which reduces part count, a built-in cache
controller and a PCI interface. The IBM chipset was in alpha test at the time chipsets
were being evaluated. Due to unavailability and the high risk of using alpha parts, these
chips were not tested.
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VLSI Supercore590. The VLSI chip was evaluated and found that it did not support
ECC. Non-availability of the parts for testing and evaluation after initial release of the
design eliminated this choice.
ACER "Aladdin". The ACER chipset was reviewed as a candidate for implementation
into the APW II, however, several things worked against using the chipset. First, the
chip was developed and manufactured overseas in Taiwan. This was a concern
considering the complexity of the design, and getting adequate technical support during
the design process. Second, there were some existing problems with ACER's existing
chipset design which raised a flag of concern on the new design.
The OPTi "Viper" Desktop Chipset was selected for use in the APW II. SAIC has had
past experience using OPTi components and has developed a good working relationship
with the company. Because of the schedule constraints and the complexity of the design,
SAIC felt this relationship would be a benefit during the design process should there be
problems later on.
In the end it was OPTi's Viper Desktop chipset that provided the best performance,
compatibility, technical support, and most important, availability.
2.2.2.1 OPTi Viper Desktop Chipset Features
The OPTi Viper Desktop Chipset provides an integrated solution for the Pentium
processor. It is 100% PC/AT compatible, supports the 3.3 V Pentium, supports up to
three PCI masters, one VESA slave and six ISA slots. It also supports both synchronous
and asynchronous SRAM and DRAMconfigurations up to 512 MB. The OPTi Viper is
comprised of three chips: a Data Buffer Controller (82C556), a System Controller
(82C557), and an Integrated Peripherals Controller (82C558).
The Data Buffer Controller performs the task of buffeting the CPU to DRAM memory
data path, and also performs parity check. While the System Controller provides the
control functions for the host CPU interface, the level 2 cache, the DRAM bus, the VESA
Local bus interface and the PCI interface. The Integrated Peripherals Controller contains
the AT bus controller, which includes a Real Time Clock (RTC) interface, a 82C206, a
Direct Memory Access (DMA) controller and a system power management unit.
Appendix 1 contains additional information on the OPTi chipset architecture and the
other components used in the APW II design.
2.2.3 Memory
Due to memory corruption failures experienced in space, as it relates to Single Event
Upsets, it was decided to design the APW II to use either a core chipset that implements
an embedded Error and Con'ection Coding algorithm within the chipset itself, or as an
alternative, ECC SIMMS which would provide the same function but at a much lower
cost. It was decided to use the ECC SIMMS primarily because there was no ECC Core
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Chipsetin production.A newECCchipsetfrom IBM wasreviewed,howevertheBeta
releaseanddeliverywouldnotmeetthePCTII proiectschedulerequirements.Usinga
BetaECCchipsetwasdeterminedto bea highrisk to theAPWII designaswell.
TheECCSIMMsselectedfor implementationweretheIBM11D4480B-70,in production
by IBM. This producthasbeenin useby IBM internallyon theircorporatemainframe
systemsandby themilitary in someof their critical computersystemapplications.It has
beenonly recentlythatIBM madethisproductavailableto thepublic. Although the size
of the SIMM itself is larger than normal SIMMs, they were incorporated into the APW II
design to provide a more reliable and robust memory system.
In addition to installing 32 MB of ECC DRAM, SAIC designed the APW II with 512 KB
of secondary cache. Although the decision to add cache would add to the overall power
consumption of the unit, cache was essential in order to take maximum advantage of the
Pentium's speed. The cache operates synchronously to the Pentium processor in
"synchronous burst" mode providing the utmost in system performance. The secondary
cache architecture design uses "write-back" cache.
2.2.4 PCI Bus
The PCI local bus is a high perlbrmance bus that provides a processor independent data
path between the CPU and high speed peripherals. PCI is a robust interconnect and is
designed specifically to accommodate multiple high perlbrmance peripherals such as
graphics, full motion video, SCSI, and Local Area Network's (LAN's). In addition, PCI
offers low latency data access and a guaranteed minimum bandwidth by featuring
programmed burst size, bus arbitration for single accesses, resource locks and support for
look ahead arbitration.
In general, the overall performance of the PCI on a 486 system is about equal to the ISA
bus or both read and write operations. In Pentium systems the technical capabilities of
PCI will exceed the current ISA bus architecture.
On a high-performance computer running a true multitasking operating system such as
OS/2, Windows NT, or Unix, PCI gains the upper hand in performance, because of its
ability to work concurrently with the CPU. This allows the CPU and PCI bus to proceed
along simultaneously. In addition, the PCI's bus isolation allows faster processor speeds.
For the APW II design the PCI bus was used with high performance peripherals including
video, SCSI, Ethernet and PCMCIA. The ISA bus was used for lower performance
peripherals such as IDE, keyboard/trackball and floppy.
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2.3 SCSI/Ethernet Interface
The APW II design initially required ethernet being implemented through use of a
PCMCIA Ethernet Adapter card. Advanced Micro Devices (AMD) recently developed a
single SCSI/Ethernet chip which provided both functions in a single a chip, the
Am79C794. Figure 5 depicts the SCSI/Ethernet Block diagram. This chip was examined
and the decision made to use it to provide an on-board ethernet function, freeing up one
of the PCMCIA slots for future expansion.
I ]
I CORE I(
I SYSTEM I
L J
PCI AMD
AM79C974
EEPROM
.=f
10 BASE T
FILTER
SCSI
TERM.
SCSI
TERM.
n
m w
Ul --"_
z
e(J
Figure 5 SCSI/Ethernet Block Diagram
The APW II SCSI/Ethemet interfaces are controlled by the AMD Am79C794
combination Ethernet and 8-bit Fast SCSI Controller with a 32-bit PCI interface. This
chip is a high performance bus-mastering device that provides high data throughput in the
system with low CPU and bus utilization.
The Ethemet interface supports ISO 8802-3 (IEEE/ANSI 802.3) and Ethemet standards.
The SCSI interface is compliant to ANSI standards X3.131-1986 (SCSI-I) and X3.131-
199X (SCSI-2).
Page 13
FINAL REPORT- September 25, 1995
The SCSI disk interface provides high performance fast SCSI-II transfers at up to a 10
Mbytes/sec transfer rate when using synchronous drivers. By using PCI bus mastering in
conjunction with a 96 byte transfer First-In-First-Out (FIFO), this transfer rate can be
maintained with a minimum of bus latency. In addition, an on-chip state machine
automates many common command sequences in order to reduce "low-density" PCI
traffic.
2.4 Video Interface
The APW II was designed to provide a high performance video controller with a 32-bit
PCI bus interface and the ability to accept NTSC Video input. Figure 6 shows the Video
subsystem and the major components that comprise the video interface subsystem. The
video section is actually split, with the plimary VGA controller on the PCI bus and the
NTSC front end on the ISA bus. In order to speed data transfer to the display, the VGA
controller is located on the PCI bus.
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One megabyte of video memory was provided in the form of two 256 K x 16 DRAM's.
This allows support of all standard, Super and Extended VGA resolutions up to 1024 x
768 with 256 colors as well as 16 bit color and 24 bit color modes. Hardware based
acceleration is provided by a sophisticated 32-bit graphics engine for Bit Block Transfer,
color expansion, hardware line drawing, hardware cursor, and other functions used
extensively by Graphical User Interfaces (GUI's). An onboard 32 bit graphics engine
provides fast GUI interface operations such as BitBLT transfers and hardware line
drawing. The APW II also supports a flat panel interface which has been optimized for
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the Sharp LQ10DX01 Display. ECL drivers were used to source the flat panel signals
allowing the signals to be transmitted over twisted pair cables of lengths up to 10 feet.
The Chips & Technology 82C9()()1A PC Video windowing chip is the core component of
the APW II video subsystem which converts a standard full-motion video image into a
format for display on a CRT or flat panel monitor. The PC Video logic controls
positioning and scaling of the video image on the output display and allows the video
image to be merged with computer graphics. The NTSC feed is processed using a
Phillips Desktop video chipset. Windowing and fi'ame capture of the NTSC feed is
managed by the Chips 82C9001A "PC Video" chip.
Because of the high risk involved with designing an analog NTSC video input interface, a
separate circuit board was designed for the analog portion of the NTSC video design.
This board connects directly to the main CPU board. This design approach allows for
easy redesign of the analog portion of the NTSC Video if changes axe required. The
thought being that a redesign of a small board versus a complete redesign of the CPU
board is much more cost effective, both in time and money.
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2.5 /AT Interfaces
The APW II was designed to provide standard/AT interfaces.
components of the/AT interfaces used in the design.
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Figure 7 /AT Interface Block Diagram
The serial, parallel, IDE and floppy interfaces are provided by a single-chip I/O adapter
(82C735). This adapter allows for software controlled power-down of individual sections
for power conservation. In order to provide optimal compatibility with current software,
the individual sections for the Input/Output (I/O) adapter are register compatible with
commonly available I/O adapters.
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Two high-speed IBM compatible serial ports are provided on the APW II. Serial port 1 is
implemented using the RS-232 standard interface. While the second serial port is
implemented using the RS-422 standard interlace. Although RS-422 is recognized as a
'standard' the fact is there is no clearly defined signal pinout which can be followed. With
the RS-530 fast becoming a widely accepted recommended standard, the RS-530 protocol
was used to define the signals for the RS-422. In fact, many manufactures are now using
the RS-530 as the signal definition for the RS-422.
The parallel interface supports both the "Enhanced Parallel Port" or "EPP" versions 1.7
and 1.9 as well as the Microsoft/Hewlett-Packard "Enhanced Capabilities Port" or "ECP"
parallel port specification.
The APW II supports a 32 bit PCI local bus IDE hard disk interface. The IDE interface
supports both primary and secondary drives and can be enabled or disabled.
The floppy interface supports up to a 1.44 MB Iloppy. The internal controller uses a
digital data separator, and is soliware and hardware compatible with Intel's 82077AA
floppy adapter.
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2.6 PCMCIA Interface
The APW II was designed to support a dual socket PCMCIA (Personal Computer
Memory Card International Association) interface. The interface makes use of the Cirrus
Logic CL-PD6729 PCMCIA Host Adapter on the PCI bus and is compatible with
PCMCIA standards 1.0, 2.0, 2.01 and 2.1 as well as JEIDA 4.1.
The PCMCIA interface uses a dual slot 136-pin connector that accepts Type I, II and
Type III cards. Mechanically the two slots were stacked to conserve space. A "side-by-
side" configuration was considered, but limited external surface space on the WSM
prevented this configuration frorn being implemented.
The two PCMCIA sockets can be of mixed voltage requirements (5 volt and 3.3 volt). In
addition, access cycle timing is programmable, multiple power saving modes are also
available, including suspend mode which turns off the internal clock, and low power
mode which stops PCMCIA transactions and turns off most of the internal circuitry.
Figure 8 depicts the PCMCIA Controller block diagram.
I I
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SOCKET
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Figure 8 PCMCIA Controller Block Diagram
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2.7 Power Supply
A largeportionof theAPWII systemdesignwasspentdeterminingthepowersupply
architecture.Thedesigneffort focusedongettingthepowersupply in thespace
available,meetingthevoltageinputboundaryconditions,andprovidingacharging
circuit for thebatterypack.
2.7.1 Power input
The voltage input range requirements were specified to be 24 to 32 volts.
Implementation of a voltage range between 12-45 volts was evaluated, however it was
determined that this entire input voltage range would be relatively difficult to
accommodate with an acceptable efficiency rating. Also, the preliminary power budget
analysis indicated that it would be difficult to develop a small power supply due to the
large peak currents required in the battery pack. The APW II power supply was extended
to accept an input voltage of 18 to 45 volts. Figure 9 shows the power supply system
architecture.
1842
VDC
IN
Reversed
Polarity/Over
Voltage Trap
Charge
Limiter [
Constant
Current
Source
Battery
Cffcui! Breaker
I Crowb:u"
Filter Power
Supply's
__ "tlOT" 5 VoltSupply
-t V°ltageM°nit°r H
3.3 V _, 3.3Regulator VDC
..-- 5VDC
---- 12V
Isolation
To CPU
System
Monitor
Figure 9 Power Supply Block Diagram
The power input of the power supply is protected against reverse polarity and voltages of
over 45 volts by a simple crowbar circuit and self-resetting fuses. In the event that a
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continuous power fault is applied, the crowbar will activate and open the fuses. Upon
removal of power, the fuses reset.
2.7.1.1 Power Supply Protection Circuits
The power supply is designed with three levels of protection to prevent damage to the
CPU and other electrical components fi'om a power glitch or failure; input voltage
protection, current surge protection and over voltage protection.
The first level of protection is the input fuses used at the power input of the unit. These
resettable fusses will trip if there is an abnormally large current drain on either of the
input lines. The fuses are rated to trip at 5.7 Amps.
The second level of protection is provided by the circuit breaker (on/off switch). The
breaker (current rating is 5 Amps) will also trip if the current draw is abnormally high on
either of the input lines. The fuses and the circuit breaker provide the APW II system
with a dual redundant power input circuit protection against large input currents.
In addition to the two circuit protection schemes described above, the APW II power
supply design also incorporates reverse polarity and over voltage protection circuits. The
reverse polarity protection was designed by using a diode across the two input lines. The
over voltage protection is accomplished within the American Telephone and Telegraph
(AT&T) modules themselves. If a voltage spike of more than 45 volts is detected the
power supply modules shutdown until the voltage is lowered below 45 volts.
2.7.2 Power Supply Evaluations
Following is a summary of several power supply products that were evaluated for
possible implementation into the APW II power supply design. The selection criteria
was based on finding a power supply that would; fit within the mechanical layout of the
WSM, be at least 80% efficient, have an input voltage range capability of 12 to 40 volts
and be reliable. Availability was another factor which also weighed heavily in the final
decision.
Vicor, which is a major manufacturer of power supplies, was one of the main candidates
under consideration based on previous designs completed at SAIC. In fact, Vicor
modules were used in the APW I design.
Vicor was thought to have produced a more efficient, smaller power supply than their
current VI-j series, but did not. The VI-j series would have been a consideration, but the
size of the module was a concern. Vicor indicated that the next generation power
supplies will be completed next year.
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1) Vicor
Therelativelylargesizeof theVI-i Vicor powersuppliesonly allowstwo modulesto fit
into themechanicalenvelopeof theWSM. In orderto get thepowerbudgetto fit the
designconstraints,onemodulewouldneedto be5 volts, theother12volts. In the 18-36
volt rangeinputs,theVI-j wouldonly supply50wattsat 5 volts. This is sufficientfor the
5 volt supply. The3.3volt and12volt requirementsmustthenbegeneratedfrom a
single12volt VI-j supply. This is technicallyfeasible,butwouldnotbevery efficient.
The 12voltscouldbefiltered well enough,however,to increasethenoiseimmunity on
theLiquid CrystalDisplay (LCD) biassupplya 15volt VI-j wouldbe required.The
LCD biascouldthenbesuppliedbysmall linearsupplyof the15volts. With nomore
thana 3 volt drop,thepowerlossfrom thelinearwouldbetrivial. Thelinear regulator
would actasbothadecouplingandanoisefilter. Mostbacklightsupplyvendorsstock
15volts asastandardinput. A problemwith this is thatVicorsdonot withstandinput
spikes.Vicor wouldnotguaranteetheunitsoperatingwith an inputspikeof 45volts for
a durationof 3 seconds,evenwith tlaeIAM module.
2) Pico
The Picopowersuppliesrequireat leastatenpercentloadon theoutputsof themodules.
The suppliesreactto anunderloadsituationbyeventually"blowing up" dueto over
voltagespikeswithin thepowersupply. This is anunacceptablesideeffect, therefore
SAIC droppedthePicopowersupplyfi'omconsideration.
3) Interpoint
Interpointmakesapair of powersupplieswhichmettheAPWII powerrequirements.
TheInterpointsuppliesmeetmostof therequirements uchassize,surgesuppression,
emissions,andMeanTime BetweenFailure. Themodelnumbersthatwereevaluated
weretheHR703-2812for the5 voltsand"clean"12volts,andtheHR301-2812for the
"dirty" 12volts and3.3volt supply. Thesemodulescantoleratethe45volt spike,have
nominimumloadandhaveamanageableinrushcurrent. However,theyaredifficult to
mountandfit within themechanicalenvelopeof theWSM. For example,theyhaveafiat
platewith pinscomingout andarecoveredwith a metalcan. In orderto heatsink these,
theywould needto besecuredto a metalplatewith thepinspassingthrough. Evaluating
theWSM design,implied thatin orderto usetheWSM caseasaheatsink, themodules
wouldappearas"blisters"on theoutsidecover. In addition,theInterpointpower
suppliesareveryexpensivecomparedto theothermodulesevaluated.
4) ModularDevices
ModularDevicesalsomadesmallpackagedpowersupplies,but werevery expensive.
Theyweresimilar to theInterpointdevice,in thattheymountedthroughtheheatsink
insteadof on it. TheModularDevicepowersupplieswerenotconsideredfor
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incorporationin theAPW II designdueto theexpenseof thesuppliesandthemounting
configurationissue.
5) EG&G
TheEG&G modulemetmostof theAPW II functionalrequirements.It ismore
expensivethantheVicor's, butmuchlessthanModularDevicesandInterpoint. It is 2"
x 4.6" x 0.5", whichfits well in theprojectedmechanicallayoutof theWSM. They
operatefrom 45voltswith spikesup to 55volts,while not tripping theinputprotection.
TheEG&G powersupplyis over80%efficientandheatsinksdirectly ontothesurface
which is highly desired. It hasa 5 volt outputwith acapacityof providing 15amps.
The EG&G powersupplyhasaminimumload,but thefactorysaidthatthe 12voltscan
betotally unloadedwithout anyproblems.Theunloaded12voltswill riseapproximately
10%in voltage. EG&G recommendedusingaZenerto limit thevoltagerise if this is a
problem. This would notbeaproblemsincevery little cun'entwill flow whentheLCD
is powereddown. In thiscaseonly theexternalbacklight/biascontrol switchMOSFETs
will seetheovervoltage,whichtheycaneasilyhandle.If the5 volts is unloaded,the 12
volts will "droop". Theminimumloadon the5 volt outputis ratedat2 A at 5 volts,
which is nota problem,however,EG&Gsaidthatif thefull 12volt outputis notbeing
usedthiscanberelaxedto about1Amp.
The only problem with the EG&G unit is the cost and availability. The part number
evaluated was the LC810, which is the commercial version of the HPC2. Even as a
commercial product, the LC810 meets MIL-STD-704D, MIL-STD-810, NAVMAT ESS
and MIL-STD-461 noise emission with an external LC filter. SAIC was very pleased
with this product and would have used it in the design. However, the product was
currently behind in production and EG&G could not commit to a delivery date. For this
reason the EG&G product was removed from consideration.
5) AT&T
The AT&T power supply modules that were evaluated, fit within the size constraints of
the WSM mechanical envelope, and met the power and voltage requirements. The power
supplies could easily be attached to the printed circuit board and then mounted directly to
the WSM chassis. The WSM chassis was used to reduce the heat dissipation that the
power supplies produce. In addition to meeting the APW II power supply requirements,
these modules were also available and reasonably priced, making the AT&T modules the
preferred choice for implementation into the APW II design.
In summary, the AT&T modules meet with NASA approval in that they're aerospace
"style" power supplies, they are fairly compact which eases the mechanical design
constraints, they can be mounted directly to the WSM chassis and they could be procured
in time to meet the project schedule.
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2.7.3 Battery Charging and Discharging
Preliminary estimates showed that nearly 45-50 watts would be needed at peak power
consumption of the APW II unit. This estimate excluded the PCMCIA sockets and
battery charging current. The final power budget showed these initial estimates to be
low. This presented problems primarily in heat dissipation and in the current loading on
the batteries. In order to reduce the peak battery current, the battery pack voltage must be
held as high as is reasonably possible and converted down.
To design an efficient charging/discharging scheme Ibr APW II, several different
techniques were considered. Following is a summary of each technique.
A simple resistor circuit design-passive solution. This design approach has the
following advantages; its inexpensive, it's NASA approved (was used on APW I), and it's
hard to break because it's a simple solution. The disadvantages are; it dissipates a lot of
heat if the batteries are low, it doesn't deal with overcharging if the spacecraft power rises
above the normal voltage (this can be alleviated with a Zener at the input of the circuit),
and it doesn't bring the batteries to full charge unless the charge voltage is at or above 24
volts.
A two-stage constant current source. The two-stage constant current is similar to the
simple resistor method and has the same advantages and disadvantages of charging more
quickly (. 1Charge) when the battery voltage is low, and stepping down to a lower trickle
rate (.01C) when the battery is "charged".
Active battery charging method. An active charging circuit will charge a battery pack
by using a fast charge rate (a high cun'ent rate such as 1 C) for a sustained period of time
that is calculated by how much charge is stored in the battery pack. An active charger
will stop fast charging and start trickle charging (for example 1/64 C) when the battery
pack is fully charged. This is important since if the charger continues fast charging, the
batteries will heat up, vent and possibly ignite. This is a significant problem with using
batteries for space applications because of the stringent NASA flight safety requirements.
Adding a two fault tolerant circuit will provide added protection to this implementation.
In summary, the two stage constant cun'ent source, with a two fault tolerant circuit, was
chosen as the best solution. The main reason is that, if the circuit fails, the worst that can
happen is slow charging will continue or charging will stop. In addition, the two-stage
constant current source design is more efficient than the simple resistor method and has a
linear charge rate as opposed to a non-linear charge rate (charges with external voltage).
A two-stage constant current source also has the advantage of lowering the charge rate
down to a lower trickle rate should the battery voltage rise.
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2.7.4 Power Supply Measurements
Below are power supply measurements that were taken over the input voltage range of
18 Volts to 40 Volts for the APW II in the two configurations described below using the
AT&T modules. Although the power input requirement for the APW II is 28 V + 4 (24 V
to 32 V) the APW II was tested beyond these limits to demonstrate the allowable range of
input voltage required to support operation on Mir Space Station.
'lEST
VOLTAGE
(V)
18
22
24
26
MAX POWER STEADY
(WATTS) STATE
MAX
(AMP)
32.8 1.82
32.6 1.48
32.6 1.36
32.5 1.25
28 32.8 1.17
30 33.0 1.10
32 33.3 1.04
34 34.0 1.00
40 34.8 0.8=/
TEST
VOLTAGE
(V)
18
MAX
POWER
(WATTS)
49.0
STEADY
STATE
MAX
(AMP)
2.72
22 52.8 2.40
24 52.8 2.20
26 48.6 1.87
28 53.2 1.90
30 54.0 1.80
32 54.1 1.69
34 52.7 1.55
40 53.2 1.33
APW II Configuration 1:
- 32 MB ECC DRAM
- No Battery, No Display Module
- Hard Drive Operating
- Fan on Pentium Operating (1.1 W)
- Running Speed 6.(X)
APW I! Configuration 2:
- 32 MB ECC DRAM
- Battery & Display Module Connected
- Hard Drive Operating
- Fan on Pentium Operating (1.1 W)
- Running Speed 6.(VI & Windows
The following additional testing was do,ae on the APW II:
• Startup Current Test
• Isolation Strength Test
• Isolation Resistance and Breakdown Test
Refer to Appendix 6 for complete test description and results.
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2.8 Temperature Sensors
One of the problems faced during the design of the APW II was high internal operating
temperature of the unit. The heat generation is primarily from the Pentium, Static RAM
(SRAM) and DRAM SIMMs. Special cooling methods were added to compensate for
the use of these components. One of the methods used was a monitoring mechanism that
reports internal ambient temperature. Two intel-nal temperature sensors, one under the
Pentium and one located on the CPU board to monitor ambient intemal temperature.
Based on the readings of these sensors the Pentium can be cycled down to reduce the
amount of heat dissipation.
Page 26
FINAL REPORT-September25, 1995
3.0 DISPLAY MODULE
The APW II Display Module, Part Number 65430-1, consists of a single assembly which
includes the Sharp flat panel, the Display PWA and the cable harnesses. Both assemblies
are enclosed within the Display Module. The display was designed to support tethering
up to 10 feet away from the WSM.
3.1 APW II Display Specification
The display module includes:
• a Sharp 10.4" 1024 x 768 resolution super VGA flat-panel color display (part
number LQ10DX01), with 256 color display capability.
• support for power conservation allowing the display to be disabled.
• an anti-reflection coating and hard polycarbonate screen capable of withstanding a
5 pound load applied over one square inch.
• provisions for bulkhead and wall mounting
• design for use in a micro-gravity environrncnt
3.1.1 Sharp 10.4" LCD Display Characteristics
The Sharp Thin-Film-Transistor (TPT)-based display (part number LQ10DX01) is a
10.4-inch, 256 color LCD that is lighter, thinner, and uses less power than its current TFT
line. The display itself uses approxim;ately 6 watts and is 12 mm thick. Sharp's
backlight, a hot- cathode fluorescent tube, is packaged with the display and uses
approximately 10 watts. Below is a list of the LQIODX()I display characteristics:
• Diagonal screen size
• External WxHxD dimensions (ram)
• Effective viewing area (ram)
• No. of pixels
• Pixel pitch (mm)
• Color filter
• No. of colors
• Contrast Ratio
• Weight (g)
For complete specifications on the Sharp panel refer
information is also provided in the appendix.
10.4 inch
283 x 215 x 12.5
212.0 x 159.0
1024 x 768
0.207 (horz) x 0.207 (vert)
vertical-RGB stripes
256
1:80
approx. 850
to Appendix 2. Additional display
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4.0 BATTERY MODULE
The APW II Battery Module, Part Number 65410-1, consists of a single module which
includes a 16 cell battery pack.
4.1 Battery Module Specification
• The battery module includes:
• a capacity to operate the APW II for at least 10 minutes at full-power operation.
• Provisions for slow charging through the WSM DC power connection when the
Battery Module is attached to WSM.
4.1.1 Operation Characteristics
The battery pack is comprised of 16 Sanyo sub-C NiCad batteries. These cells are rated
at 1.2 Volts, 2.3 AHr. Figure 10 is a system diagram of the battery pack. For battery
charging and discharging characteristics refer to section 10.3.
Total of 16 cells (2 x 8)
Ch,'u'ge
2 I Di_harge
3 I Thermistor
RTN
41
51 N/C
61 N/C
Frc Fuse
Thermislor
+ -' .4-
Figure 10 Battery Pack Block Diagram
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Thereareseveral safety features built into the battery module incorporated to meet the
requirements for space flight. Below is a list of these features:
• Two resettable fuses
• Diodes between each cell
• One Klixon (a temperature sensitive ressetable fuse)
• One thermistor (temperature feedback mechanism for external fast charge)
• The battery cells are wrapped in a non-woven polypropylene material
• The battery module chassis is painted with a KOH resistant coating
The ressetable fuses will open the charge/discharge or return lines if there is a large
current draw or source current. The main purpose of the fuses is to protect the battery
pack and the internal circuitry of the WSM from possible damage.
The diodes between each cell allow cun'ent to flow in only one direction, preventing
reverse polarity charging.
A klixon fuse is part of the battery pack assembly and protects the battery pack from
becoming too hot. The Klixon fuse will trip if the battery pack exceeds 70 °C.
The thermistor was added so that a fast charger could be used to charge the battery pack.
For fast charging the thermistor is one of the feedback mechanisms used for switching
from fast charging to trickle charge.
The battery module chassis is coated with a black hard anodize for additional protection
against KOH electrolyte leaks. For added safety absorbent, non-woven polypropylene
material was wrapped around the batteries to absorb any leaking electrolyte. The material
used was Part Number MAT2()4, manufactured by NEW PIG Corporation in
Pennsylvania.
4.1.2 Battery Pack Operational Configuration
Table 4-1 shows the various configurations in which the APW II can be configured with
the battery module attached, and the resulting conditions.
Table 4-1 Battery Pack Operational Configuration
SWITCH EXTERNAL BATTERY PACK STATE
POSITION POWER
OFF CONNECTED CONNECTED BAT-FERY CI [ARGING
ON CONNECrED CONNECTED CIIARG1NG & UNIT ON
ON DISCONNECTED CONNECTED UNIT OPERATING OFF BATI'ERY
OFF DISCONNECTED CONNECqIiD UNIT OFF/BATTERY DRAWING NO CURRENT
ON CONNECTED DISCONNECFED UNIT ON/BATJ'ERY NOT BEING CHARGED
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5.0 KEYBOARD MODULE
5.1 Keyboard Module Specification
The APW II Keyboard Module, Part Number 65420-1, consists of a keyboard assembly
(printed circuit card and components). The keyboard assembly consists of an
alphanumeric American Standard 82 key 'QWERTY' style keyboard with function keys,
screen/cursor control keys and four keyboard status indicators. The keyboard supports the
IBM-PC AT type 101-key keyboard functions. Figure 11 shows the layout of the
keyboard keys.
LOCK LOCK LOCK LOCKJ
I"q"_"'-tl_l .91-4 5 ql_6 + [ l ] ]._Ljl
I .11  11'dl: I1:
Up
Figure 11 Keyboard Key Layout
?
5.2 Operation Characteristics
The keyboard electronics support 82 keys with mini mum 3-key rollover and the follow-
ing func dons:
• Reset the keyboard micro controller and initialize variables upon power up or
software reset.
• Scan the keyboard for key status changes.
• Transmit any available data or status (if enabled by the system).
• Receive, acknowledge, and execute commands from the system.
Appendix 4 contains the complete specification for the keyboard electronics.
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6.0 APW II MECHANICAL CONFIGURATION
The APW 1I is comprised of four main modules, the Wimtess Server Module, Display
Module, Battery Module, and the Keyboard Module. The modules include the following
basic mechanical configurations:
(a) All modules securely attach together in a manner to allow operations in a
bulkhead or desktop configuration. See Appendix 1 for the mechanical outline
drawings.
(b) The WSM is capable of operating as a stand alone module, without the keyboard
module or display module connected.
(c) All modules were designed to comply with the storage requirements of the Space
Shuttle and Mir Space Station
(d) All modules were designed with rounded edges and corners
The most challenging aspect of the mechanical design were meeting size and weight
constraints, while not exceeding the 45 °C external touch temperature requirement.
The goal was to design the APW II so that all the modules fit within the Shuttle Middeck
storage locker. The overall size of the APW II is depicted in Appendix 1 and shows the
unit in a storage configuration.
The design goal for one Wireless Server Module (11 lbs), one Display Module (7 lbs),
one Keyboard Module (3 lbs) and one Battery Module (4 lbs) was a total weight of 25
lbs. The actual combined total weight of all four modules was 24.5 lbs, meeting the
design requirement of 25 pounds or less.
a) Server Module (Part Number 65460-1)
b) Display Module (Part Number 654311-1)
c) Keyboard Module (Part Number 65410-i)
d) Battery Module (Part Number 65420-1)
Actual Weight (lbs)
9.0
8.0
3.5
4.0
24.5 lbs
The WSM was the only module that ,'equi,'ed active cooling primarily due to the use of
the Pentium and other high heat dissipating components such as the DRAM SIMMS, the
cache and the power supply. The Pentium chip alone produces up to 10 watts of heat.
Another major source of heat was from the power supply. Together, these two
components contributed more than 5()% of the heat dissipation. To minimize the heat
dissipation, two fans were used. One fan resided on top of the Pentium chip itself, while
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anotherfanwasusedto cool theinternalambientair. This fanwaslocatednearthe
Pentiumwith theair flow goingacrossthePentiumandtheSIMMS.
Thepowersupplymodulesweredirectly mountedto theWSM chassis.This approach
providedsufficientheatsink to dispersetheheatgeneratedfrom thepowersuppliesand
still meetthe45°Cexternaltouchtemperaturerequirement.Additional thermalsurvey
testresultscanbefound in Section10of thisreport.
6.1 Wireless Server Module Mechanical Configuration
The WSM provides mounting and interface provisions for both the display module and
the keyboard module. The mounting provisions and electrical interface were designed to
be unobtrusive when the display module and the keyboard module are detached from the
WSM. The connectors on the WSM for the Battery Module power input and the Display
Module data input have protective caps when not co,metred to protect against electrical
hazard. Appendix 1 shows the mechanical outline drawing for the WSM.
6.2 Display Module Mechanical Configuration
The APW II Display Module assernbly contains an LCD, and a hot cathode fluorescent
backlight. These items contain organic liquid crystal material, glass and trace quantities
of mercury vapor. The release ot+any of this material into the spacecraft atmosphere is
considered a serious hazard.
To prevent accidental breakage of the display glass assembly, an optical filter, with a 5
pound/square inch load, is used in front of the display glass for protection. To contain
leakage of the display organic material the DM incorporates venting using a carbon plug
to trap hazardous organic materials. In addition, an environmental gasket seal was used
around the perimeter of the DM chassis for added containment.
The DM provides mechanical mounting to the WSM allowing two display angle
positions while in the desktop configuration and one position in the bulkhead
configuration. Appendix 2 shows the mechanical outline drawing for the DM.
6.3 Battery Module Mechanical Configuration
The BM provides mounting provisions with the WSM that allow both modules to
function as one integral unit. The BM also has provisions for mounting to a bulkhead by
using a ball and clamp swivel system (part number is 64270-1) developed by SAIC for
micro-gravity applications. Appendix 3 shows the mechanical outline drawing for the
BM.
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6.4 Keyboard Module Mechanical Configuration
The KM provides a mechanical mounting bracket to the DM allowing the keyboard to be
mounted in the bulkhead configuration. The KM may als0 be used in a desktop
configuration. Appendix 4 shows the mechanical outline drawing for the KM.
6.5 Printed Wiring Assemblies (PWA)
6.5.1 CPU PWA Layout
See Appendix 1 for the CPU PWA board layout.
6.5.2 Power Supply PWA Layout
See Appendix 1 for the Power Supply PWA board layout.
6.5.3 Display PWA Layout
See Appendix 2 for the Display board layout.
6.6 Special Safety Design Characteristics
6.6.1 Conformal Coating
As part of meeting the safety requirements for electronic equipment aboard the Shuttle,
CPU PWA, Power Supply PWA, NTSC Video card, SIMMS, hard drive interface board
were conformally coated. The material used for conformal coat was Dow Corning 3140
RTV, applied per the approved NASA procedures lbr spray application of RTV for
electronic assemblies. See Appendix 11 1"o1"additional information on the procedures and
the RTV material.
6.6.2 CPU Backup Battery Circuit Protection
A Lithium battery is considered a hazardous device by NASA. The battery can explode,
releasing toxic materials, unless electrical precautions are designed into the system. A
small lithium battery is used in the real-time clock circuit of the APW II. A two-stage
protection circuit was added or the battery, consisting of a diode and resistor in series,
which limits the current to and fi'om the battery. For complete schematic details refer to
Appendix 1. For the lithium battery data specifications refer to Appendix 11.
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7.0 WIRELESS COMPUTING DEVICES
The crew members will use both the Personal Digital Assistant (PDA) and subnotebook
to view, modify, and store sample flight data files over a wireless network. The ease of
use of the devices in a micro-gravity environment and in the cramped conditions on-
board the Mir Space Station will be evaluated by the crew member(s) using the device(s).
Both keyboard and pen input devices are to be evaluated. In addition, display readability,
and ease of swapping battery packs on-orbit are just a few examples of device operational
characteristics that will be evaluated.
Several notebook products were reviewed for the PCT project. Appendix 7 lists some of
the products evaluated. The wireless computing devices were selected based on the
following criteria:
• Each wireless computing device is Commercial-Off-The-Shelf (COTS) equipment
• Provides a 386 processor or better, 4 MB of RAM, Windows for Work Groups
compatible, pen or keyboard input, and a display
• Duplex wireless link ( >12 feet,) to the WSM (via PCMCIA or other)
• One PCMCIA type II slot
• The capability to act as a limited wireless keyboard (client/server) to the wireless
server module
• Operation at full duty cycle for at least 30 minutes
Based on these criteria, a Hewlett-Packard Omnibook 600C and a Dauphin DTR-2 were
selected. Following is a summary of the hardware specifications for each device.
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7.1 Hewlett-Packard Omnibook 600C Hardware Specifications
Display
Keyboard
Memory
Mass Storage
Interfaces
Card Slots
AC Adapter
Battery Pack
Temperature
Humidity
Backlit LCD
Color VGA (640 x 480 dots)
Local Video bus, 1 MB display memory
Enhanced PC functionality with compact layout
Embedded numeric keypad
RAM: 4 MB, expandable to 16 MB maximum
Card slots: two PCMCIA slots available (two type 1 or type II cards or
one type III card)
System slot: one ATA-compatible slot
Serial: one 9-pin 115,200-baud RS232 port (with hardware handshaking)
Parallel: one 25-pin bi-directional port
Infrared: one 115,200-baud bi-directional port
VGA output: one 15-pin color-VGA port
Floppy drive: one custom floppy drive port
Docking port: one custom port for an enhanced port replicator
Card slots: PCMCIA lJO cards
Electrical: PCMCIA version 2.0 (5 V) cards
Mechanical: PCMCIA type I, II, III cards
Input: 100 to 240 Vac (50 to 60 Hz)
Output: 12 Vdc, 2.5 A
Polarity: negative (inner contact is negative)
Operating temperature: 0 to 40°C (32 to 104°F)
Voltage: 9.6 Vdc
Operating: 0 to 40°C (32 to 104°F)
Storage with data retention: 0 to 55°C (32 to 131 °F)
Operating and storage: 90% relative humidity at 40°C (104°F) maximum
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7.1.1 HP Omnibook 600C Conformal Coating
As part of the preparation for acceptance testing the Subnotebook's went through a
conformal coating process. See Appendix 7 for complete details describing the step-by-
step process for the dis-assembly and re-assembly of the SNB.
7.2 Dauphin DTR-2 Hardware Specifications
Display
Keyboard
Memory
Mass Storage
Interfaces
Card Slots
AC Adapter
Battery Pack
Temperature
Humidity
Liquid-crystal display (LCD), 6" diagonal
Super VGA (640 x 480 dots), 256 colors
AT/PS2 Style mini-DIN
RAM: 4 MB, expandable to 16 MB maximum
Card slots: two PCMCIA slots available (two type 1 or type II cards or
one type III card)
Fixed drive: 120 MB
Serial: one 9-pin i 15,200-baud RS232 port (with hardware handshaking)
FDD/Parallel: one 25-pin Centronics: female-type, Multiplexed with
proprietary floppy dlive interface
VGA output: one 15-pin female-type SVGA analog
Audio I/O: 2.5 mm stereo phono jack ( 1 (mono) mic, 1 (mono) speaker)
Docking station: configurations supported include: CD ROM, Expanded
multimedia sound system, 10 Base-T Ethernet and
14,400 baud FAX/Data modem
Card slots: Dual PCMCIA I/O cards
Electrical: PCMCIA version 2.0 (5 V) cards
Mechanical: PCMCIA type I, II, III cards
Input: 90 to 230 Vac
Voltage: 7.2 V Nickel Metal Hydride
Operating: 5 to 38°C (41 to 100°F)
Storage: -20 to 60°C (-4 to 140°F)
Operating and storage: 80% relative humidity at 38°C (100°F) maximum
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8.0 DEMONSTRATIONS
Demonstrations were conducted during the Acceptance Review, with NASA Ames and
SAIC, to show both the wireless data transfer and file acquisition capability of the APW
1I
8.1 Wireless Data Transmission Demonstration
The setup for this demonstration required two APW II units and a video camera
connected to one of the APW II units. The purpose was to show the transfer of real-time
video data from system A to System B using the RF Proxim wireless link. In addition to
this real-time video images were displayed on System C via the RF wireless link. This
capability shows the potential applications for wireless remote maintenance support and
other mobile computer applications which require real-time video data.
System A System B
NTSC IN
PCT APW II
PCT APW II
System C
HP Omnibook
8.2 File Acquisition Demonstration
Using Intel's Proshare, a video conference software package, and the Proxim Wireless RF
card, capability of transferring data files fi'om System A to System B was demonstrated.
Files were also transferred from System A to System C.
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9.0 APW II SOFTWARE
The APW II software consists primarily of a core Basic Input Output System (BIOS),
video and VGA BIOS, Power Management Code, PCMCIA Card and Socket Services
and a power on self test (BITF). The system software is comprised of MS-DOS 6.22 and
Windows for Work Groups 3.11. In addition, a diagnostic utility is provided to check the
basic functional interfaces of the unit.
Software to support all the functions of the CPU PWA was provided by the manufacturer
or vendor. The software is in the form of standard BIOS calls, or as device drivers to be
executed automatically on power-up from MS-DOS CONFIG.SYS or
AUTOEXEC.BAT, or as support utilities. Section 9.1 provides a brief description of the
major software elements.
9.1 Software Description
Core BIOS - The Core BIOS is based on an available Off-The-Shelf product (Phoenix
BIOS 4.03). The Core BIOS has been customized to meet the various functional
requirements and features of the APW II. In addition, support for Advanced Power
Management and PCMCIA as a boot device, is provided as part of the software package.
POWER MANAGEMENT - Power Management code is a separate code module for the
BIOS core. The Phoenix BIOS 4.03 core is structured to allow modular addition of the
power management code, but the module was modified foE"the specific APW II hardware
requirements.
PCMCIA (_ard and Socket Services - The PCMCIA card and socket services for the CPU
PWA is supported by a loadable "Card Manager" device driver. Standard PCMCIA card
and socket services (Revision 2.1) are supported. Additional support is provided as an
integral part of the core BIOS to support booting from the PCMCIA interface.
Video and VGA BIOS - The CPU PWA Video BIOS includes a configuration program to
allow customization of the Video BIOS and support foE"the Chips and Technologies
65545 video controller. The video BIOS is configured for the Sharp LCD display, P/N
LQ10DX01.
PCMCIA - PCMCIA drivers are also available from Phoenix Technologies, Ltd., as well
as other BIOS vendors. The Phoenix version is called PC Card Manager PLUS.
Built-In-T_;l-F_acilities (BITF) - The CPU PWA includes Built-In-Test-Facilities (BITF)
in the form of a Power-On-Sell-Test (POST) from a standard Off-the-shelf BIOS
(Phoenix BIOS 4.03).
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TheBITF checksthefollowing duringpowerup:
• Checkstheoperationandconfigurationof theharddisk.
• Checksall peripheralsandbusses,monitoringsystemstatus,error checking,
processorcheckingandDRAM checking.
• Verifies theoperationof thecommunicationsbetweentheprocessorandkeyboard.
• Verifies the integrityof built-in software(e.g.BIOS).
• Illuminatesdisplay/backlight,visual indicatorsandsoundstheexternalspeaker.
• Verifies theoperationof thecalendar/clockincludingprogrammableinterrupts.
9.2 Boot Sequence
TheBoot Sequencepriority is softwareselectablefi'oma tablein theBIOS. TheAPW II
is ableto boot from theIDE, floppy or thePCMCIA slot.Theorderis configurablesuch
thatanybootsequencecombinationis possible.
9.3 DiagnosticUtility
Thediagnosticutility developedfor theAPW II is basedonanOff TheShelf (OTS)
utility called Checkit, provided by Touchstone Software. Because the Checkit software is
only capable of checking the basic system functions (memory, video, floppy, etc.), a
custom diagnostic utility was developed to provide a functional check for the NTSC
video port, the Ethernet interface, the SCSI II interface, the PCMCIA interface, the
mouse port and the battery.
Diagnostics for the NTSC video, Ethernet, SCSI II, and PCMCIA interfaces consist of
internal diagnostics of the controllers. The mouse diagnostic velifies communications
with the mouse and checks the operation of the buttons. The battery diagnostic verifies
the operation of the circuits and reports the battery voltage.
The custom portion of the diagnostic utility is designed to provide a user interface similar
to the Checkit environment. The custom utility provides a menu option to execute
Checkit.
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10.0 TEST RESULTS
Thefollowing testswereconductedon theAPW II:
• ThermalSurvey
• RadiatedEmissions(RE()2)Characterization
• BatteryPackDischarge
• EnvironmentalStressScreening
• SoftwareValidation
• AcceptanceTesting
10.1 APW II Thermal SurveyTest
Thepurposeof thesurveywasto verify thatthethermaldesignof theAPWII would
maintainthechassistouchtemperaturebelow therequiredlimit of 45°C, andmaintain
componentemperaturesbelow theirmaximumratedlevel.
10.1.1Thermal Design
Thethermaldesignof theAPW II unit is basedon forcedair cooling, naturalconvection,
andradiationto thesurroundingambient.Therearetwo smallcoolingfanswithin the
WSM portionof theunit. Onefanis mountedon topof thePentiumchip to maintainits
temperature,andanotherfandrawsambientair throughthechassis,exhaustingit out the
sideof theunit.Thepowersupplyis theonly modulemountedin thermalcontactto the
chassisfor heatsinkingpurposes.Duc to thelow powerwithin both thekeyboardand
display,their electronicsaredesignedto dissipatetheir generatedheatvia natural
convectionandradiation.
10.1.2 Thermal SurveyTest
Thethermalsurveywasperformedatroomtemperatureonalaboratorybench.All
testingwasperformedonJune1, 1995.Theunit wasoperatedwith thedisplayin both
the"desktop" (displayup) andbulk head(displaydownonserver)configurations.The
unit wasalsooperatedwithin anopenedbox to seewhateffect reducingheattransfervia
naturalconvectionandradiationhadoncomponentemperatures.Theunitwasoperating
underwindowsthroughoutesting.
ThermalCoupleswereplacedasindicatedin Table11-1,ThermalSurveyTestData.
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10.1.3 Thermal SurveyTestResults
Theresultslistedareall valuesachievedunderthmxnalequilibriumconditions.
Test#1
Test#2
Test#3
Test#4
Unit in box,DisplaydownagainstServer
Unit outof box,DisplaydownagainstServer
Unit outof box, butwith Displayup in "desktop" configuration
Sameas#3but with coolingair ventsplugged. Teststoppedafteronly 20
minutesdueto highPentiumtemperature
Table 10-1 Thermal SurveyTestData
TC # ThermalCouple Test#1 Test#2 Test#3 Test#4
Location
1 AmbientAir 22 22 21 22
2 PentiumChip 48 47 47 61
3 N/C ....
4 PowerSupply 41 41 39 43
5 ExhaustAir 37 36 38 -
6 WSM Chassis 40 41 38 43
UnderP/S
7 34 33 33 37WSM Chassis
BottomOppP/S
WSM ChassisTop 34 36 33 37
9 DM Chassis,Center - - 27 -
The aboveresultsshowthathavingtheAPW II unit in aboxwith no top hadlittle effect
on thevalueof thethermalequalizedtemperatures(differencebetweentest#1 andTest
#2). Pluggingthecoolingair ventshadabig effecton thetemperaturesafterjust 20min.
This is especiallythecasewith thePentiumchip. This testshowedthata largeportionof
thegeneratedheatis dissipatedvia tk_rcedair cooling.This is substantiatedby therather
largeincreasein air temperaturefrom exhaust to external ambient. Rotating the DM up
to a "desk top" configuration (test #3) did reduce temperatures slightly but not
significantly.
The maximum chassis temperature is under the power supply, where the power modules
are bolted to it. It would require an ambient temperature of 25 °C in order for this portion
of the WSM chassis to achieve a temperature of 45 °C in the bulkhead configuration. In
the bulkhead configuration though, the bottom of the chassis is not that accessible to
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touch. When theDM is raised(asin test#3) tile chassistemperatureunderthepower
supplydropsby 3 °C.
10.1.5Thermal Survey Conclusion
The results of the thermal survey show that the thermal design of the APW II maintains
component temperatures within their rated limits. The Pentium chip, which is the hottest
component, is 22 °C below its rated case temperature of 70 "C. Test results also show
that the chassis will not reach the touch temperature limit of 45 °C in an accessible area
until an ambient of 28 °C is maintained. Test results also reveal that a large portion of
the generated heat is dissipated through the fans via forced convection. This shows that
when operating in a micro-gravity environment, where the cooling effects of natural
convection are minimized, the lk3rced air cooling design of the APW II system will
maintain proper component and chassis temperatures. Appendix 5 contains the raw
temperature readings for each of the thermocouple locations.
10.2 EMI Test
An EMI test (RE02 only) was conducted on the APW II to establish a baseline EMI
characterization of the APW II equipment. Refer to Appendix 5 for complete APW II
EMI test data and results.
10.3 Battery Pack Discharging Test
Equipment Used for Testing:
1 APW II WSM
1 APW II BM
1 APW II DM
1 FLUKE 87 Multi-Meter
1 VIEW Sonic 6 VGA Monitor
1 6274B DC Power Supply
The APW II battery pack (see section 4.0 for battery pack diagram) was fast charged for
approximately 1 hour and ten minutes with a constant current source set at 2.3 Amps (1 C)
at 27 volts, using the DC power supply. At full charge the battery pack was measured,
using the FLUKE multi-meter, to be 22.4 volts.
The battery pack was then cormected to the APW II system to determine the length of
time that it could power the system. The APW II test configuration is shown as follows:
1) No PCMCIA cards installed
2) No floppy disk installed
3) 32 MBytes of EDAC DRAM installed
4) Run video output in simultaneous mode
5) Distec cartridge installed
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PowerManagementof thesystemwasenabledunderthecustomPowerManagement
Setupoption- PowerSaver.
UnderbatterypowertheunitwasturnedonandbootedintoWindows. Theunit operated
for approximately50minutes.Thefollowing measurementsandobservationsweremade
duringthetest.
Voltage At Battery Pack(VOLTS) Time Elapsed(Minutes)
19.40 volts 02 minutes
19.27 volts 16 minutes
19.22 volts 18 minutes
19.04 volts 25 minutes
18.89 volts 30 minutes
18.80 volts 32.5 minutes
18.64 volts 36 minutes
18.5(I volts 38 minutes
18.38 volts 40 minutes
18.03 volts 44 minutes
17.7(I volts 46 minutes
17.25 volts 48 minutes*
* At 49 minutes the voltage dropped off and the system shut down.
Based on the results of these tests a fully charged APW II battery pack will operate the
APW II system for approximately 45 minutes with power management disabled. It
should be noted that the display was on during entire test to allow monitoring of test.
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10.4 Environmental Stress Screening (ESS) Results
The APW II CPU PWA boards were environmentally stressed from 0 °C to 70 °C to
screen for infant mortality. Each temperature cycle involved 3 hours hot and 2 hours cold
(which results in a cold soak at 0 °C for approximately one hour and a hot soak at 70 °C
for approximately two hours). This cycle was continued for a period of 12 hours. Each
board was maintained in an operational state and monitored during the ESS process. The
results of the testing showed that the boards satisfactorily passed the ESS test with no
failed components detected. Refer to Appendix 9 for ESS results.
10.5 Software Validation Test Results
The software validation was run on various software products to benchmark the APW II.
The results showed that the APW II is compatible with most of the major operating
systems and network application software. Appendix 10 contains the Software
Validation test results.
10.6 Acceptance Testing
The acceptance testing procedure (ATP) was developed to test the primary functions of the
APW II. These tests typically involve using a COTS software diagnostic tool. However,
the APW II design has several interfaces which can not be tested using the standard
diagnostic software tool. SAIC developed additional diagnostic software tools to test these
additional interfaces. The software was integrated into the existing COTS software
package. Section 9.3 contains additional information on the diagnostic utility. Appendix 8
contains a copy of the ATP used to verity functional operation of the APW II.
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11.0 SAFETY DATA INFORMATION
Equipment that is used for space exper-iments, must as a minimum conform to certain
safety requirements and guidelines. This is to ensure the equipment does not pose a
threat to the crew or the vehicle. Typically, the equipment must be non-flammable and
must not release toxic or hazardous materials.
In an effort to conform to the safety guidelines for flight equipment, NASA has
conducted flight certification testing and a safety analysis on the APW II unit. In support
of this effort, the necessary information on critical components used in the APW II design
have been provided. The data sheets for the these components and other critical material
is provided in Appendix 11.
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APPENDIX 1
WIRELESS SERVER MODULE DATA SHEETS
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OPTi Desktop Chipset Data Sheet
b-,I,8,1
_..J.I
..,a4
w
..,hi
1.0 Features
• 100% PC/AT _ compatible
• Fully supports Inters 3.3V Penlium "rMProcessor and dual
processor configuration at 50, 60, and 66.667MHz
• Supporls P55C _, K5 _, and M1TM processors
• Supports the Cyrix ® M1 Processor linear burst mode
• Three chip solution:
82C556 DBC (160-pin PQFP)
82C557 SYSC (208-pin PQFP or TQFP)
82C558 IPC (208-pin PQFP or TQFP)
• Includes a fully integrated 82C206 with external real-time
clock (RTC) interface
• Supports CPU address pipelining
• Interfaces the CPU and standard buses to both Peripheral
Component Interconnect (PCI) and VESA local bus oper-
ating in synchronous/asynchronous modes, with VESA
bus always operating at PCI bus operating frequency
• Supports three PCI masters, one VESA slave, and six ISA
slots ,,
82C556/82C557/82C558
Viper-DP Desktop Chipset
• Supports PCI pre-snoop for PCI masters
• PCI byte/word merge support for CPU accesses to PCI
bus, and support for PCI pre-fetch
• Burst mode PCI accesses to local memory supported
• Write-back/write-through, direct-mapped cache with size
selections: 64KB, 128KB, 256KB, 1MB and 2MB
• Support for synchronous and asynchronous SRAMs, pipe-
lined synchronous SRAMs, and Intel Standard BSRAMs
• Support for the Sony SONIC-2WP "_ Cache Module
• Programmable cache write policy:
Write-back
Write-through
Adaptive write-back
• Built-in tag auto-invalidation circuitry
• Fully programmable 3-2-2-2 cache burst read/write cycles.
2-1-1-1 burst read/write support at 50MHz
Support for two programmable non-cacheable memory
regions
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Figure 1-1 System Block Diagram
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Features (cont.)
• Options for cacheable, write protected, system and video
BIOS
• Supports six banks of 64-bit wide DRAMs with 256KB,
512KB, 1MB, 2MB, 4MB, 8MB and 16MB addressing page
mode DRAMs
• Supports DRAM configurations up to 512MB
• Supports 3-3-3-3 pipelined DRAM burst cycles
• Programmable drive currents for the DRAM control signals
• 64-bit DRAM post write buffer
• Hidden refresh with CAS-before-RAS refresh supported
• Self-refresh supported during Suspend mode
• Support for flash ROM
• Shadow RAM option
• Transparent 8042 emulation for fast CPU reset and Gate
A20 generation
• Supports Port 92h, fast Gate A20 and fast reset
• "True" GREEN power management support, with support
for STPCLK# modulation and the CPU stop clock state
2.0 Overview
The OPTi Viper-DP (82C556/557/558) Desktop Chipset pro-
vides a highly integrated solution for fully compatible, high
.performance PC/AT platforms based on Intel's 3.3V Pentium
Processor, Cryix's M1 Processor, and AMD's K5 Processor.
The chipset provides 64-bit core logic, integrated PC4 and
VESA support, and sophisticated power management fea-
tures. This highly integrated approach supplies the founda-
tion for a cost effective platform without compromising
performance. Its feature set furnishes an array of control and
status monitoring options that are accessed through a simple
and straightforward interface. All major BIOS vendors provide
extensive software hooks that allow system designers to inte-
grate their own special features with minimal effort.
The Viper-DP Desktop Chipset is comprised of three chips:
82C556 Data Buffer Controller (DBC), the 82C557 System
Controller (SYSC), and the 82C558 Integrated Peripherals
Controller (IPC).
I/
Figure 2-1 Viper-DP Desktop Chipset System Block Diagram
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2.1 82C556 (DBC) Data Buffer Controller
The 82C556 DBC performs the task of buffering the CPU to
the DRAM memory data path. It also performs parity check-
ing.
• CPU to memory data buffer
• CPU to local bus buffer
• Memory to local bus buffer
• 160-pin PQFP
Figure 2-2 shows a block diagram of the 82C556 DBC.
2.2 82C557 (SYSC) System Controller
The 82C557 SYSC provides the control functions for the host
CPU interface, the 64-bit Level-2 (L2) cache, the 64-bit
DRAM bus, the VL bus interface, and the PCI interface. (The
SYSC also controls the data flow between the CPU bus, the
DRAM bus, the local buses, and the 8/16-bit ISA bus.) The
SYSC interprets and translates cycles from the CPU, PCI bus
master, ISA master, and DMA to the host memory, local bus
slave, PCI bus slave, or ISA bus devices.
• 3.3V CPU interface
• DRAM controller
• 1_2cache controller
• L1 cache controller
• PCI interface
82C 556182C557/82 C 558
• Arbitration logic
• Data bus buffer conlrol (memory data bus to and from host
data bus)
• VL bus interface
• 208-pin PQFP or ]QFP
Figure 2-3 shows a block diagram of the 82C557 SYSC.
2.3 82C558 (IPC) Integrated Peripherals
Controller
The 82C558 IPC contains the AT bus controller and includes
an 82C206, RTC interface, DMA controller, and a sophisti-
cated system power management unit.
• AT bus controller
• Integrated 82C206 IPC
• System power management functions
• PCI local bus interface
• PCI to ISA expansion bridge
• Keyboard emulation of A20M# and CPU warm reset
; Port B and Port 92h Register
• Local bus interface
• Local I/O APIC
• 208-pin PQFP or TQFP
Figure 2-4 shows a block diagram of the 82C558 IPC.
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Figure 2-2 82C556 DBC Block Diagram
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Figure 2-3 82C557 SYSC Block Diagram
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Figure 2-4 82C558 IPC Block Diagram
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Applications Note
Product Name: 82C621A Evaluation Board
Product Revision: 700-0012-001 Revision A.4
Date: August 11, 1994
OPTi, Inc.
2525 Walsh Avenue
Santa Clam, CA 95051
(408) 980-8178
Fax: (408) 980-8860
Overview Write posting and read-prefetch allows CPU memory cycles
The OPTi 82C621A Evaluation Board is a high-performance
32-bit PC! bus IDE adapter based on the OPTi 82C621A PCI
bus 1DE Controller (PIC) that offers exceptional perfor-
mance, low part count and excellent compatibility features.
The OPTi 82C621A PIC interfaces between the PCI bus and
the industry-standard IDE bus (also known as the ATA or
AT Attachment bus).
The 82C621A PIC implements single PCI functions to
directly support both a Primary and Secondary IDE in a sin-
gie 100-pin PQFP. This high-integration approach reduces
component count, eases board design, reduces cost, and
increases reliability. An integrated four-level read-prefetch
FIFO and four-level posted-write FIFO supports zero-wait-
state operations, substantially improving performance over
other IDE implementations.
¢t
Figure 1. Evaluation Board Block Diagram
to run concurrently with II)E cycles and also removes the
synchronization penally for AT bus transfers. IDE cycles call
be fine tuned by the ANSI Mode strap options or program-
mable registers for ANSI-standard devices (mode 0, !, 2, or
3)or non-standard devices. 32-bit PCI cycles are translated to
two 16-bit IDE cycles for faster data access•
Although the board will work as a standard IDE interface,
for top performance the OPTi supplied Setup program and
device drivers should be used in DOS and Windows 3. I-
based systems.
The complete design is available as a Turn-key Manufactur-
ing Package (TMP) from OPTi, which includes complete
schematics, Bill of Material (BOM), original CAD artwork
(PADS PCB ..1( )B file). Gerber photoplotter files and design
manual.
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PCI-to-PCMCIA Adapter (CL-PD6729)
Data Sheet
pLOGIC
FEATURES
:/
Single-chip PCMCIA host adapter
Direct connection to PCI bus
Direct connection of two PCMClA sockets
Compliant with PCl 2.0
Compliant with PCMClA 2.1 and JEIDA 4.1
82365SL-compatible register set,
ExCATU-compatible
Automatic Low-power Dynamic mode for lowest
power consumption
Programmable Suspend mode
Five programmable memory windows per socket
Two programmable I/O windows per socket
Programmable card access cycle timing
8- or 16-bit PCMClA card support
ATA disk inter/ace support
Automatic flash memory timing support
3.3V, 5V, or mixed 3.3/5V operation
Supports PCMClA low-voltage card specification
Multiple CL-PD6729s can be used on the PCI bus
without external hardware
208-pin PQFP
CL-PD6729
Advance Data Sheet
I PCI-to-PCMCIA Host Adapter t
OVERVIEW
The CL-PD6729 is a single-chip PCMCIA host
adapter solution capable of controlling two fully Inde-
pendent PCMCIA sockets. The chip is fully PCMCIA-
2.1 and JEIDA-4.1 compliant and is optimized for use
in notebook and handheld computers where reduced
form factor and low power consumption are critical
design objectives With the CL-PD6729, a complete
dual-socket PCMCIA solution with power-control
logic can occupy less than 2 square inches (excluding
connectors).
The CL-PD6729 chip employs energy-efficient,
mixed-voltage technology that can reduce system
power consumption by over 50 percent. The chip also
provides a Suspend mode, which stops the internal
dock, and an automatic Low-power Dynamic mode,
which stops transactions on the PCMCIA bus, stops
internal clock distribution, and turns off much of the
internal circuitry. (cont.)
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PRELIMINARY
Am79C974
PCnet_-SCSI Combination Ethernet and SCSI Controller
for PCI Systems
DISTINCTIVE CHARACTERISTICS
PCI Features
• Direct glueless Interface to 33 MHz, 32-bit PCI
local bus
• 132 Mbyte/e burst DMA transfer rate
• Compliant to PCI local bus Specification
Revision 2.0
Ethernet Features
• Supports leo 8802-3 (IEEE/ANS1802.3) and
Ethernet Standards
• High-performance Bus Master architecture with
Integrated DMA Buffer Management Unit tor
low CPU and bus u1111zstlon
Individual 136-byte transmit and 128-byte
receive FIFOs provide frame buffering for
Increased system latency
Mlcrowlre TM EEPROM Interface supports
|umperless design
Integralecl Manchester Encoder/Decoder
Provides Integrated Attachment Unit Interface
(AUI) and 10BASE-T transceiver with automatic
port selection
Automatic Twisted-Pair receive polarity detec.
tlon and automatic correction of the receive
polarHy
Dynamic transmit FCS generation programma-
ble on a frame-by-frame basis
Internal/external Ioopback capabilities
Supports the following types of network
Interfaces:
-- AUI to external 10BASE2, 10BASE5,
10BASE-T or 10BASE-F MAU
-- Internal 10BASE-T transceiver with Smart
Squelch to Twisted-Pair medium
SCSI Features
• Compliant to ANSI standards X3.131 - 1986
(SCSI-1) end X3.131 - 199X (SCSI-2)
• Fast 8-bit SCSI-2 10 Mbyte/s synchronous or
7 Mbyte/s asynchronous data transter rate
• SCSI specific Bus Mastering DMA engine
(32-bN address/data)
• 96-byte DMA FIFO for low bus latency
• On-chip state machine to control the SCSl
sequences In hardware
• Integrated Industry standard Fast SCSI-2 core
• Single-Ended 48 mA outputs to drive the SCSI
bus directly
• Support for Scalter-Gather DMA data transfers
• Hooks In silicon and software to enable disk
drive spin down for power savings
General Features
• Soltwsra compatible with AMD's Am79C960
PCneI-ISA, Am79C961 PCnet-ISA+, Am79C965
PCnet-32, Am79C970 PCnet-PCI register end
descriptor architecture
• Plug-In and software compatible with AMD's
PCscs= family of SCSI controllers for PCI
• NAND Tree test mode for connectivity testing
on printed circuit boards
• Single +5 V power supply operation
• Low-power, CMOS design with sleep modes lor
both Ethernet and SCSI controllers allows re-
duced power consumption for critical battery
powered applications and 'Green PCs'
• Fully static design for low frequency and
power operation
• 132-pin PQFP package
GENERAL DESCRIPTION
The PCneI-SCSI combinalion Ethernet and 8-bit Fast
SCSI controller with a 32-bit PCI bus interface is a highly
integrated Ethernet-Fast SCSI system solution de-
signed to address high-performance system application
requirements This single-chip is a flexible bus-master-
ing device that can be used in many applications, includ-
ing nelwork- avid SCSI-ready PCs, printers, fax
modems, and bridge/router designs. The bus-master
archilecture provides high dala throughput in the sys-
tem and tow CPU and system bus ulilization. The
PCnet-SCSI controller is fabricated with AMD's ad-
vanced low-power CMOS process to provide low oper-
1_,1 documi_ o0nlatril _iorrnalton on a _o<iucl under dm_lo_menl .qlA_arx_d Mcro Oevces Inc. The _l_n',_lio_ rl mtnn<l,_l I Piibl_c_nwo=l# 1R601 Rev A Amendrnefll/O I
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atlng and standby current for power sensitive
applications.
The PCneI-SCSI Is part of AMD's PCI product tamily of
plug-in and software compatible SCSI and Ethernet
controllers. This product compatibility ensures a low
cost syslem upgrade path and lower motherboard
manufacludng costs.
Ethernet Specific
The PCnet-SCSI controller includes a complete Ether-
net node Integrated Inlo a single VLSI device, it contains
a bus Interface unit, a DMA buffer management unit, an
IEEE 802.3-defined Media Access Control (MAC) func-
lion, Individual 136-byte transmit and 128-byte receive
FIFOs, an IEEE 802.3-defined Attachment Unit Inter-
lace (AUI) and Twisted-Pair Transceiver Media AI1ach-
ment Unit (10BASE-T MAU), and a Microwire E EPROM
Interface. The PCnet-SCSI controller is also register
compalible with the LANCE (Am7990) Ethernet control-
ler, the C-LANCE (Am79C90) Ethemel controller, the
ILACC (Am79C900) Ethernet controller, and all Ether-
nel controllers in the PCnel Family, including the PCneI-
ISA controller (Am79C960), the PCneI-ISA+ controller
(Am79C961), and the PCnet-32 controller
(Am79C965). The buffer management unit supports the
LANCE, ILACC, and PCnel descriptor software models.
The PCneI-SCSI controller Is soMware compatible with
the Novell NE2100 and NE1500 Ethernet adapter card
architectures. In addition, a Sleep function has been in-
corporated to provide low standby current, excellent for
notebooks and Green PCs.
The 32-bit muHiplexed bus interface unit provides a di-
rect Interface to the PCI local bus applications, simplify-
ing the design of an Ethernet node In a PC system. With
its built-In support for bolh litlle and big endian byte
alignment, this controller also addresses proprietary
non-PC applications.
The PCneI-SCSi controller supports auto configuration
In the PCI configuration space. Additional PCneI-SCSt
controller configuration parameters, including Ihe
unique IEEE physical address, can be read from an ex-
ternal non-volatile memory (serial EEPROM) immedi-
ately following system RESET.
The controller also has the capability to automatically
select either the AUI port or Ihe Twisted-Pair trans-
ceiver. Only one interface is active at any one lime. The
individual transmit and receive FIFOs optimize system
overhead, providing sulficienf latency during frame
transmission and reception, and minimizing intervention
during normal network error recovery. The integrated
Manchester encoder/decoder (MENDEC) eliminates
the need for an external Serial Interlace Adapter (SlA) tn
Ihe system. In addition, the device provides program-
mable on-chip LED drivers lot transmit, receive, colli-
sion, receive polarity, link integrity or jabber status.
SCSI Specific
The PCnet-SCSI controller also includes a high-
performance Fast SCSI conlroller with a glueless inter-
lace to the PCI local bus. The PCnet-SCSI integrates its
own 32-bit bus mastering DMA engine with an industry
standard Fast SCSI-2 block. Tile DMA engine and ac-
companying 96 byte DMA FIFO allow 32-bit burst data
transfers across the high bandwidth PCI bus at speeds
of up Io.132 Mbyte/s Full support for scatter-gather
DMA transfers optimize pedormance in multi-tasking
system applicalions
The PCnel-SCSI's on-chip stale machine controls SCSI
bus sequences in hardware and is coupled with the bus
mastering DMA engine to eliminate the need for an on-
chip RISC processor. This results in a smaller die size
giving the Am79C974 superior pdce/pedormance ver-
sus compelitive offerings
AMD supports Ihe Am79C974 wilh a total system solu-
tion which includes:
• A lull suile of licensable SCSI drivers and ulilities
fully tested under the following operating system
environments:
-- DOS 5.0-60
Windows 31
-- Windows NT
-- OS/2 2.x
-- Netware 3.x, 4x
-- SCO UNIX 32.4, ODT 2 0
• An INT13h Compatible SCSI f_OM BIOS
• ASPI Compatibility
• Complele hardware reference design kit
For more detailed information on the PCneI-SCSI refer
to the technical manual PID # 18738A
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Digital multistandard colour decoder,
square pixel (DMSD-SQP) SAA7191B
1. FEATURES
• Separate 6-bit luminance (Y or
CVBS) and 8-bit chrominance
inputs (CVBS or C) from CVBS+ Y/C,
S-Video
(S-VHS or Hi8) sources
• Lumsnance and ¢hrominance s_gnal
processing for standards PAL-B/G,
NTSC+M, SECAM
• Horizonlal and vertical sync
detection for all standards
• Real-t+me control output RTCO to
be used for frequency-locked
digital video encoder (SAA7199B).
RTCO contains serialized
information about actual clock
irequency, subcarrier frequency
and PAL/SECAM sequence.
• Controls via the 12C-bus
• User programmable aperture
correction (horizontal peaklngJ
• Compatible with memory-based
fea|ures (line-locked clock)
• Cross-colour reduction by
chrominance comb-filtering
(NTSC) or by special cross colour
cancellation (SECAM)
• 8-bit quantization of input signals
• 768/640 aclive samples per line
equals 50/60 Hz (SQP)
• Tt_e YUV bus supporls data rates of
780 x fH equal to 12.2727 MHz for
60 Hz (NTSC-M) and
944 x IH equal to 14.75 MHz for
50 Hz (PAL-B/G, SECAM) in
4:1 : I or 4:2:2. formats(via
the. 12C-bus)
• O__e crystal oscillator of 26.8 MHz
2, GENERAL DESCRIPTION
The SAA7191B is a digital
multistandard colour decoder suitable
for 8-bit CVBS input signals or for 8-
bit luminance and 8-bit chtominance
input signals (Y/C).
The SAA7191 B is down-compatible
with SAA7191. The SAA7191B has
additional outputs RTCO, GPSW0
and ODD. These new outputs are in
high-impedance state when
NFEN-bit = 0.
3. QUICK REFERENCE DATA
PARAMETER
positive supply voltage(pins 5, 18, 28, 37 and 52)
.IDD _ total supply current(pins 5, 18, 28, 37 and 52)
VI L ' input levels
Vo L
_"am b
output levels
operating ambtenl tempurature
.,. !TY I.AX.
l-I'L-compatible
TEL-compatible
4. ORDERING INFORMATION
tT EXTENDED
YPENUMB._ ER
SAA7191B
PACKAGE
PIN POSITION MATERIAL CODE
PLCC plastic SOT188
.A.pnl1993 3-387
Ph|llps Semiconductors Video Products Prelim|na_ specification
Digital multistandard colour decoder, SAA7191B
square pixel (DMSD-SQP)
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Phll|ps Semiconductors Video Products
Digital colour space converter
Product specification
SAA7192A
FEATURES
• Input formatter with:
multiplexer
Y-dalay line
Cr and Cb interpolating
filters
• Conversion matrix (acc. to CCIR
601)
• Video look-up tables (provide
gamma correction)
• Pipeline delay line (horizontal
reference signal)
• PC-bus interface
GENERAL DESCRIPTION
The Digital Colour Space Converter
(DCSC) is a digital matrix which is
used to transform 16/24-bit digital
input signals, i.e. Y (luminance), Cr
(colour. R-Y) and Cb (colour, B-Y),
into an RGB 24-bit format in
accordance with the CCIR-601
recommendations.
Accepting inputs from the different
formals of the DMSD2 decoder
family, the device has a constant
propagation delay and a maximum
data rate of 16 MHz, A matched
pipeline delay line is available to
permit the HREF signal to be
synchronized with the video data at
the output.
IUICK REFERENCE DATA
I SYMBOL PARAMETER
Supply voltage
I Vl input voltage
VO output voltage
' P_o, total power dissipation
T,N_ storage temperature range
,T.,_ operating ambient temperature
ORDERING INFORMATION
-0.5 7 V
-0.5 7 V
-O5 7 V
- 1.5 W
-65 +150 i C
0 +70 _ C
EXTENDED
TYPE NUMBER
SAA7192
PACKAGE
t MATERIALplastic
PIN POSITION CODE
PLCC
SOT 18-8AA,
AGA, CGS
philips Semico
Digital c¢
BLOCK DIAC
June 1991 3-4t8
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kPhilips Semiconductors Product specification
Digital colour space converter SAA7192A
BLOCK DIAGRAM
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Fig 1 Block diagram.
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Clock signal generator circuit
lor Desktop Video systems (SCGC)
I IIIII Ill II •I
FEATURES
• Suitable for Desktop Video systems
= Two different sync sources SYMBOL
selectable
• PLL frequency multiplier to VDC'A
generate 4 times of input frequency VDDD
• Dividers to generate clocks LLCA,
LLCB, LLC2A and LLC2B (2nd and IDD A
4lh multiples of input frequency)
• PLL mode or VCO mode selectable IDDD
• Reset control and power fail VLFCO
detection
Ii
Vt
QUICK REFERENCE DATA
VO
Tamb
PARAMETER MIN.
analog supply voltage (pin 5) 4.5
digital supply voltage (pinsS, 17) 4.5
analog supply current 5
digital supply current 10
LFCO input voltage
(peak-to-peak value) 1
input frequency range 6 0
input voltage LOW " 0
input voltage HiGH '2.4
output voltage LOW 0
output voltage HIGH 2.6
operating ambient temperature
range 0
Preliminary sp,lclllcatlon
SAA7197
"rYP. MAX. UNIT
50 55 V
5.0 5.5 V
9 mA
60 mA
VDD A V
7.2 MHz
- 0.8 V
- VDD D V
0.6 V
Vooo V
- 70 °C
ord
J pixel/
_rs are
GENERAL DESCRIPTION
The SAA7197 generates all clock
signals required for a digital TV
system suitable for the SAA719x
family. The circuit operates in either
the phase-locked loop mode {PLL) or
voltage controlled oscillator mode
(VCO)
ORDERING INFORMATION
EXTENDED
TYPE NUMBER PINS
SAA7197 20
SAA7197T 20
PACKAGE
PIN POSITION MATERIAL CODE
DIL plastic SOT146
SOT t 63Amini-pack {SO20) plastic
-Jty for
ld VS
_y 1992 3-511
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Clock signal generator circuit SAA7197
for Destop Video systems (SCGC)
VDDA VDDD1 V E_rlf_?
MS I
-- . ] SAA7197
_- _ .-_ LLCA
___._ ___ i_ ____ 14 --II," LLC2A
.....
LFCO2 I(3_ __ l I r I _ I
CE__ 2_._ .... I_ :, ,4 , g.,3.,,
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FUNCTION DESCRIPTION
The SAA7197 generates all clock
signals required for a digital TV
system suitable for the SAA71gx
family consisting of an 8-bit
analog-to-digital converter (ADCS),
digital video multistandard decoder,
square pixel (DMSD-SQP), digital
video colour space converter (DCSC)
and optional extentions. The
SAA7197 completes a system for
Desktop Video applications in
conjunction with memory controllers.
The input signal LFCO is a digital-to-
analog converted signal provided by
the DMDS-SQPs horizontal PLL. It is
the multiple of the line frequency:
7.38 MHz = 472 x f H in 50 Hz systems
6.14 MHz = 360 x t H in 60 Hz systems
LFCO2 (TTL-compalible signal from
an external reference source) can be
applied 1o pin 19 (LFCOSEL = HIGH).
The input signal LFCO or LFCO2 is
multiplied by factors 2 or 4 in the PLL
(including phase de_ec'_or, loop ldter.
VCO and frequency divider) and
output on LLCA (pin7). LLCB (pin ln).
LLC2A (pin 14) and LLC2B (pin 20)
The rectangular outpul spgnals have
50 % duty lactor. OL/tput_ wdh equal
frequency may be ccnn_cled
togelher externally. The clock
outputs go HIGH during power-on
reset (and chip enable) Io ensure,
that no output clock s_gnals art,
available the PLL has Io(-ked-on
Mode select MS
The LFCO input signal is d_recfly
connecled Io lhe VCO at MS = ftK-;l_
The circuit operates a_ nn oscillalor
and frequency divider I hi._ hmcliorl
iS not tesled
Source select LFCOSEL
Line frequency control _iffnn_ I t-C;( "_
(pin 11) Js selected by I [:C()S}:t -
LOW LFCOSE[ - IH_'_II ,_r,lecl_
LFC02 fnpuI signal (pin Tq) thr_
function is nol I_.sl_d
Chip enable CE
The buffer outputs are enabled and
RESN set HIGH by CE = HIGH (F_g.4).
CE = LOW sets the clock outputs
HIGH and RESN output LOW,
CREF output
2 fLFCO output to control the clock
dividers of the DMSD-SQP chip
family.
Power-on reset
Power-on reset is activated at
power-on, when the supply voltage
decreases below 3,5 V (Fig.4) or
when chip enable is done. The
indicator output RESN is LOW for a
time determined by capacitor on
pin 3. The RESN signal can be
applied to reset other circuits of this
digital TV system,
The LFCO or LFCO2 input signals
have to be applied before RESN
becomes HIGH.
Mayt_2 3-5_2
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Video analog input interface ,, TDA8708A
FEATURES
8-bit resolution
Sampling fate up to 32 MHz
Binary or two's complement 3 slate 1-11 (mtputs
TTL-compatible digital inputs and oulput_
Internal reference voltage fegulalor
Power dissipation of 365 mW (typical)
Input selector circuit (one (_ui GI three..qdeo inputs)
Clamp and Automatic GdJr, L.(JhlIOI (A{_(.) lullctiol=s for
CVBS and Y signals
No sample-and-hold c,cu=t requiled
• The TDA8708A has wh=le pe_k control m modes 1 and
2 whereas the TDA8708B has contlol in mode 1 only
APPLICATIONS
• Video signal decoding
• Scrambled IV (encoding and decoding)
• Digital picture processing
• Frame grabbing.
GENERAL DESCRIPTION
The TDA8708A is an analog input interface for video signal
processing. It includes a video amplifier with clamp and
gain control, an 8-bit analog-to-digital converter (ADC)
witt_ a sampling rate of 32 MHz and an Input selector.
1
I
I
!
I
I
J
L
QUICK REFERENCE DATA
SYMBOL PARAMETER
_'CCA analog supply voltage
Vcco digital supply vollage
Vcco TTL culprit supply vollage
ICCA
ICCD
ICCO
analog supply curuent
(ligil_._.lslopply cuifcl II
TI-L output supply CUllerlt
ILE DC integral Imeanty error
DLE DC dihemnlial Iineadly error
fdk(max} maxH}_um clock frequency
-B" maximum -3 dB bandwidth (AGC amplifier)
total power dissipation
ORDERING INFORMATION
m__ m
MIN. TYP. MAX. UNIT I
---- -- ----------------I
4.5 5.0 5.5 V
4.5 5.0 5.5 V
4.2 5.0 5.5 V
- 37 45 mA I
- 24 3O mA I
- 12 16 mA !
- - ±1 LSB I
- - ±0.5 LSB I
30 32 - MHz I
12 18 - MHz I
---- -- -------------i
- 365 500 mW I
TYPE NUMBER
PINS
TDA8708A 28
TDA8708AT 28
PIN POSITION
DIP
SO28L
PACKAGE
MATERIAL t CODE
plastic SOT117-1
plastic SOT136-1
June 1994 3-825
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Video analog input interface TDA8708A
BLOCK DIAGRAM
video input video inpu!
select=on bff 0 selection bit I
wdeo input 0 --
wdeo input 1 --
wdeo _nput 2 --
clnmp capac_or --
connection
AGC capacitor --
connection
peak level curfenl
remstor input --
analog
vo118ge ADC chck (Ipcn_lphn!?
output mput ir_p_t _r_ul
"(_]__ TDA8708A
AGC & _ DICIIAL COMPAt_A]O[:I y-_'
c_MP I ' _ /
L.OGIC I I _ 1 I
sync level b_ck level digital VCC D digltnl nn._klq VCC A nnnlog
.=;ync pulse sync puk.e (+ 5 V) g¢otmd (_ 5 V) q=o,rld
I TI nLIIpHIs VCC O (+ 5 V)
17
oulput forma_gl
-- chip ennbl_
(3- mllife input)
1
-- _O7
2
3
-- _O5
Ill 4
n(Jll'lJl,% -- "_D4
10
-- _D3
I1
-- -eD2
12
-_ Dt
_[)0
Fig, 1 Block diacl_am
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Chips & Technology 65540/65545 Flat
Panel Controller Data Sheet
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65540 / 545
High Performance
Flat Panel / CRT VGA Controller
• Highly integrated design (flat panel / CRT VGA
controller, RAMDAC, clock synthesizer)
I Multiple Bus Architecture Integrated Interface
• Local Bus (32-bit CPU Direct and VL)
•EISA/ISA (PC/AT) Bus
• PCI Bus (65545)
• Flexible display memory configurations
• One 256Kx16 DRAM (512KB)
• Four 256Kx4 DRAMs (512KB)
• Two 256Kx16 DRAMs (1MB)
• Advanced frame buffer architecture uses
available display memory, maximizing
integradon and minimizing chip coum
• Integrated programmable linear address feature
accelerates GUI performance
I Hardware windows acceleration (65545)
• 32-bit graphics engine
- S),stem-to-screen and screen-to-screen
BttBlt
- 3 operand ROP's
- Color expansion
- Optimized for Windows TM BitBlt format
• Hardware line drawing
• 64x64x2 hardware cursor
• Hardware pop-up icon (65545)
• 64x64pixels by 4 colors128x128 pixels by 2 colors
• High performance resulting from zero wait-state
wntes (write buffer) and minimum wait-state
reads (internal asynchronous FIFO design)
• Mixed 3.3V / 5.0V +10% Operation
• Interface to CIIIPS' PC Video to display "live"
video on flat panel displays
• Supports panel resolutions up to 1280 x 1024
resolution including 800x600 and 1024x768
• Supports non-interlaced CRT monitors with
resolutions up to 1024 x 768 / 256 colors
• True-color and lti-color display capability with
flat panels and CRT monitors up to 640x480
resolution
• Direct interface to Color and Monochrome Dual
Drive (DD) and Single Drive (SS) panels
(supports 8, 9, 12, 15, 16, 18 and 24-bit data
interfaces)
• Advanced power management features minimize
power consumption dunng:
Normal operation
i Standby (Sleep) modes
Panel-Off Power-Saving Mode
• Flexible on-board Activity Timer facilitates
ordered shut-down of the display system
• Power Sequencing control outputs regulate
• application of Bias voltage, +5V to the panel and
+ 12 V to the invener forbacklight operation
• SMARTMAP TM intelligent color to gray scale
conversion enhances text legibility
• Text enhancement feature improves white text
contrast on fiat panel displays
• Fully Compatible with IBM TM VGA
• EIAJ-standard 208-pin plastic flat pack
; R°BI28 /' _ Address 65540 wv Sync." _'Data
32-bit386/486 I :[CPU Direct or VL _ - Control 65545 Panel Control I
Local Bus, PCI II Panel Data I
Bus, or ISA l 14.31818 MHz _ ¢ 32 ._ 16/24
System Bus Optional
512KByte or PCVideo
1MByte Video Multi-Media
Memory inte dace
To CRT
Display
/.'t
24
Revision 1.0
System Diagram
|Ill
Preliminary
To Flat
Panel
Display
655401545
.:ur.:! :'.."::":'.:::':::':--:®
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Introduction / Overview
The 65540 / 545 High Performance Flat Panel /
CRT Controllers initiate a family of 208-pin, high
performance solutions for full-featured notebook /
sub-notebook and other portable applications that
require the highest graphics performance available.
The 65545 is pin-to-pin compatible with the 65540
and adds a sophisticated graphics hardware engine
for Bit Block Transfer (BITBLT), line drawing,
hardware cursor, and other functions intensively
used in Graphical User Interfaces (GUIs) such as
Microsoft Windows ru. The 65540 and 65545 also
use the same video BITS, offering the system
manufacturer a wide range of price / performance
points while minimizing overhead for system
integration and improving time-to-market. The
following table indicates feature differences
between the 65540 and 65545:
Features 65540
i i
Support for all flat panels ,,¢
VESA Local Bus / ISA Bus 1/
32,bit PCI Bus
Linear Addressing ,:
Hardware Accelerator m
Hardware Cursor
Pin Compatible J
BItS Compatible ,/
The 65540 / 545 family achieves
65545
/
,/
,f
¢
J
4
,F
4
superior
performance through direct connection to system
processor buses up to 32-bits in width. When
combined with CHIPS' advanced linear acceleration
software driver technology, these devices exhibit
exceptional performance compared with devices of
similar architecture. The 65540 / 545 architecture
provides a fast throughput to video memory,
maximizing the capability of today's powerful
microprocessors to manipulate graphics operations.
Based on the architecture of the 65540, the 65545
adds a powerful 32-bit graphics engine to offload
graphics processing from the microprocessor for
maximum performance.
Minimum chip-count, low-power graphics sub-
system implementations are enabled through the
high integration level of the 65540 / 545 family.
These devices integrate the VGA-compatible
graphics controller, true color RAMDAC, and dual
PLL clock synthesizers. The entire graphics sub-
system can be implemented with a single 256Kx16
I)RAM. The 32-bit local bus interface of the 65540
/ 545 family eliminates external buffers.
Fo.r maximum performance, the 65540 / 545
supports an additional 256Kx!6 DRAM, which
provides a 32-bit video memory bus and additional
display memory to support resolutions up to
I024x768 with 256 colors, 800x600 with 256
colors, and 640x480 with 16M colors. In addition,
the 65540 / 545 family can support PC Video multi-
media features while interfacing to a 32-bit local
bus and one MByte of video memory.
The 65540 / 545 family supports a wide variety of
monochrome and color Single-Panel, Single-Drive
(SS) and Dual-Panel, Dual Drive (DD) passive STN
and active matrix TFT / MIM LCD, EL, and plasma
panels. The 65540 / 545 family supports panel
resolutions of 800x600, 1024x768, and 1280x 1024.
For monochrome panels, up to 64 gray scales are
supported. Up to 226,981 different colors can be
displayed on passive STN LCDs and up to 16M
colors on 24-bit active matrix LCDs using the
65540 / 545 controllers.
The 65540 / 545 family offers a variety of
programmable features to optimize display quality.
For text modes which do not fill all 480 lines of a
standard VGA panel, the 65540 / 545 provides tall
font stretching in the hardware. Fast vertical
centering and programmable vertical stretching in
graphics modes offer more options for handling
modes with less than 480 lines. Three selectable
color-to-grayscale reduction techniques and
SMARTMAP rM are available for improving the
viewability of color applications on monochrome
panels. CHIPS' polynomial FRC algorithm reduces
panel flicker on a wider range of panel types with a
single setting for a particular panel type.
The 65540 / 545 employs a variety of advanced
power management features to reduce power
consumption of the display sub-system and extend
battery life. The 65540 / 545's internal logic,
memory interface, bus interface, and flat panel
interfaces can be independently configured to
operate at either 3.3 V or 5.0 V. The 65540 / 545 is
optimized for minimum power consumption during
normal operation and provides two power-saving
modes - Panel Off and Standby. During Panel Off
mode, the 65540 / 545 turns off the fiat panel while
Revision 1.0 7 Preliminary 65540/545
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the VGA sub-system remains active. The palette
may also be automatically shut off during Panel Off
mode to further reduce power consumption. During
Standby mode, the 65540 / 545 suspends all CPU,
memory and display activities. In this mode, the
65540 / 545 places the DRAM in self-refresh mode
and the 65540 / 545 reference input clock can be
turned off. The 65540 / 545 also provides a
programmable activity timer which momtors VGA
activity, After all display activity ceases, the timer
will automatically shut down the panel by either
disabling the backlight or putting the 65540 / 545 in
Panel Off mode.
The 65540 / 545 is fully compatible with the VGA
graphics standard at the register, gate, and BIdS
levels. The 65540 / 545 provides full backwards
compatibility with the EGA and CGA graphics
standards without using NMIs. CHIPS and third-
party vendors supply fully VOA-compatible BIDS,
end-user utilities and drivers for common
application programs (e.g., Microsoft Windows TM ,
OS/2, WordPeffect, Lotus, etc.). CHIPS' drivers for
Windows include a Big Cursor (to increase the
cursor's legibility on monochrome flat panels) and
panning / scrolling capability (to increase
performance).
MINIMUM CHIP COUNT / BOARD SPACE
The 65540 / 545 provides a minimum chip count /
board space, yet highly flexible VGA sub-system.
The 65540 / 545 integrates a high-performance
VGA flat panel / CRT controller, industry-standard
RAMDAC, clock synthesizer, monitor sense
circuitry and an activity timer in a 208-pin plastic
flat pack package. In its minimum configuration,
the 65540 / 545 requires only a single 256Kx16
DRAM, such that a complete VGA sub-system for
motherboard applications can be implemented with
just two ICs. This configuration consumes less than
2 square inches (1290 sq mm) of board space and is
capable of supporting simultaneous flat panel / CRT
display requirements while directly interfacing to a
32-bit local bus. As an option, a second memory
chip may be implemented to increase performance
(via a 32-bit data path to display memory) and
support graphics modes which require more than
512 KBytes of display memory. No external
buffers or glue logic are required for the 65540 /
545's bus interface, memory interface, or panel
interface "lhe 655.40 / 545 employs separate
address an0 data buses with sufficient drive
capability such that the bus can be driven directly.
The 65540 / 545 also provides up to 24 bits of panel
data with suflicient drive capability such that
virtually all flaf panels can be driven directly.
DISI'LAY MEMORY INTERFACE
The 65540 / 545 supports multiple display memory
configurations, providing the OEM with the
flexibility to use the same VGA controller in
several designs with differing cost, power
consumption and performance criteria. The 65540 /
545 supports the following display memory
configurations.'
• One 256Kx16 DRAM (512 KBytes)
• Two 256Kx16 DRAMs (I MBytes)
• Four 256Kx4 DRAMs (512 KBytes)
Performance is significantly improved when the
65540 / 545 is configured with a 32-bit data path to
display memory, which is accomplished by using
two 256Kx!6 DRAMs. Two 256Kx16 DRAMs
supporl all standard, Super, and Extended VGA
resolutions up to 1024x768 256 colors as well as
"high" 16bpp color and "true" 24bpp color modes.
The table on the following page summarizes the
display capabilities of the 65540 /545.
Display memory control signals are derived from
the integrated clock synthesizer's memory clock.
The 65540 / 545 serves as a DRAM controller for
the system's display memory. It handles DRAM
refresh, fetches data from display memory for
display refresh, interfaces the CPU to display
memory, and supplies all necessary DRAM control
signals.
The 65540 / 545 supports 'two-CAS / one-WE' and
'one-CAS / two-WE' 256Kx16 DRAMs. The 65540
/ 545 supports the self-refresh features of 256Kxi6
DRAMs and certain 256Kx4 DRAMs during
Standby mode, enabling the 65540 / 545 to be
powered down completely during suspend/resume
operation.
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Chips & Technology I/O Peripheral
Controller Data Sheet
CHIPS'..
82C735
I/O Peripheral Controllers With Printgine
Floppy Dhk Controller
• Single-chip floppy solution
• Software compatible with NEC 765B and lntel 82077
• Pemau_cu_ record_ support
• 4SmA diskdriversandSdeniU-triggerinputs
• Direct support for two drives, and up to four drives with
exte_ad decoder
Parallel Porl--Printgine"
• Multiprotocol parallel port interface, P1284-compatible
• Compatible with IBM PC, XT, AT, and PS/2
archi tectm'es
• Standard and bidirectional parallel port
• Mi_ft and Hewlett-Packard Extended Capabilities
Port (.ECP), Enhanced Parallel Port (EPP), and fast
:evlsion 0.4 711_/93
System Block Diagram
Advance Product Information 82C735
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Introduction
Introduction
The CHIPS* 82C735 enhanced !/O peripheral controller is
• single-chip solution offering complete !/O capabilities for
PC/AT and PC/XT motherboard applications. The
conerolier is configured via software.
The 82C'/35 featm_ a floppy disk controller, a digital data
_ratot, two 16550 compatible UARTs, an enhanced
bidirectional parallelport interfacecalledPrintgine, IDE
interface control logic, and • game port chip selecL For
more information about these systems, see the "Functional
PRINTGINE PARALLEL PORT INTERFACE
The parallel port interface, Printgine, is a multiprotocol
interface capable of supporting both unidirectional and
bidirectional Iransfer modes, it is fully compatible with ISA
and PS/2 in the standard modes, and also supports Mictusof!
ECP, EPP, and fast Centronics in the enhanced modes. The
output on the control pins switch to become bidirectional
'FI'L drivers in the fast modes. This makes the port run faster
than is possible with the open-drain drivers provided for the
_ption." standard modes.
Printgin_'.:..provides an economical mechanism for
4t*n L'_ _ppv nle_r ¢',c_'runii t-n significanU), improving the throughput of an improved
......................... p_allel l$ort that is upward compatible with the existing
l The floppy disk controller is soflware compatible with 765B ..'l_-rallei _.rt. The interface can operate in five different
i and 82077 controller functions. It provides • 4MB E'_U_.'iSdes-_s_andard (ISA-plyle unidirectional), bi-di
i form,, asthefloppy drive format forS.25-inch and 3.5-inch media. Th_"_a Cen_6g. The stand_.'_[ .amd bi-di modes are compatible
c.on...trollersupports two drives directly and up to four d_.'L_r ._.ith ¢_isting parallel L_.p/ot_ols.
i witl_tan e.xte_, deixlder" .TT'_'_'" 4<T_, ECP, EPP, .ml_'ir._'Cen.,._ai'" pn3t.oc.ois are enhanced
i . - _._ . _bidirectional mc_tliat acliievedramatic nnpmvement by
DIGITAL DATA SEPARATOR /-. "_ _ .._- implementifi_ [hd prot_/cplg in hardware. The fast
; "%-_ b _. Centronic_._'_le is..c_[_able of a data transfer rate of
Thedigi_ datasepm_r is capab|eofda_-_*ra_ ' 200kBt,_, _e th_._¢_ and _PP modesare capab,e of
to IMl_sec and requires no external co@Ls. _,'__ _y data W'diaff_ rates o_ 2MB/sec, compared to 15kB/sec m the
• _ _ W_? _ stm_lard mode_ ,_
• : • :0'_ "Y" ._., "t -':_ "_.-..,,"
The two NSI6550,U _"I_t_:'A_-- _,_'_._" _ "_OW_ER MANAGEMENTedversion,_.,,.
of the NS16450 UAI_Ts. TtTe_,iFe prgC/i_ with indivich_I"_. "Fhe 82G'735 is provid.ed .w.i_ seve_, power management
16-byte FIFOs to rellev_._.L_?C"PU'_ e3r_ssivc softv_, r features that arecontrottaolethrougnnamwan_orsonware.
overhead and are still capable of rurfi_g exLstmg .J6il_0.. /_l_ _ii'dware, the device can be completely powered down
Ioflware. " ,_ ,_ _ _through a powerdown pin. In thismode, atlinputsare
__. .......... ":"_..'._". "li_'_t_iiisabled, alJ outputs are inactive, and the contents of all
tneltsl_conu'oliOglCprUvloesacompletei-LT_lpiel_._cel.0_:_e_F" --.i. .... ..,2...-,,,4 _.. I..... +h....... i,, i_
ll_'ll'_du4rlAelhlll,,,_l riffle _*-i*a_ -'_t..g_' .._ ._, _, a,f..il_ll_u..ia, a.l'i.- i,_i,i,_ll v,,.,_ %li_ lr,t..iqS _ u._, i,,_* o_yir,* J
................ t "_ _ ._. # mainlined). In software, the device allows each port to be
MOUSE PORT LOGIC _:._'_ _._)"
The 82C735 controllerfeaturesoptiona_PS/2sl_;'16mouse
portlogicwith BIOS and driversupport. Only one ofthe
UARTs can be used when the mouse is operational.
i ' i , iii l
Revi,ion 0.4 7/15/93 7 Advance Product Information 82C735
Chips & Technology Video Controller Data
Sheet
CHIPS •
82C9001A
PC Video TM
Video Windowing Controller
_an rate conversion and windowing control for
display of a live video image on a computer
graphics monitor
Window positioning controlled by independent
X-Y coordinates and by color keying
Independent X-Y scaling of video image to 1/64
original image size
Still-frame capture and display of true-color
images
Input resolutions up to 1024H x 512V pixels
with full broadcast quality video bandwidth
• Up to 800 x 600 display resolution
• Supports NTSC, PAL, SECAM, S-VIIS, and
RGB input formats from industry-standard video
digitizer chil)sClS
• Supports standard 4:1:! and 4:2:2 YUV and 16-
bit RGB digital .formats
• Supports a memory efficient 2:1:1 YUV format
• Interlaced or non-interlaced input video
• Interlaced or rum-interlaced output support
• Output zoom by factors of 2, 4 and 8
• Full-motiOn color video support on flat-panel
displays with the 82C457
Video
Source
d Video
vj Digitizer
Control
• L
System Bus Address
Data
r
PC Video
SVnC
Data
Key
I}A(? -
1
Analog
Mux
VGA Feature
Connector
VGA Display
Connector
To
CRT
PC Video System Block Diagram
"7
i
i
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Introduction
OVERVIEW
The PC Video video windowing chip is the core
component of a video subsystem which converts a
standard full-motion video image into a format for
display on a computer graphics monitor. PC Video
controls positioning and scaling of the video image
on the output display and allows the video image to
be merged with computer graphics for interactive
multimedia applications. Market applications of a
subsystem based on PC Video include interactive
video training, computer-based education programs,
point-of-sale information, business presentations,
video conferencing, and desktop publishing. PC
Video integrates all the controlling logic for video
scan rate conversion, windowing 0oruoL and mating
Operation with VGA graphics is supported via the
graphics feature connector.
A video windowing sub-system can be implemented
with the following components:
• PC Video
• A standard "Digital "IV" chip set
• 4 VRAMs
Other optional configurations are supported for
higher color and luminance bandwidth.
WINDOW ACQUISITION AND POSITIONING
PC Video provides the control signals for a standard
video digitizer chip set. Interlaced and non-
interlaced video sources, at full broadcast quality
bandwidth, are supported at resolutions up to 1024 x
512 pixels. PC Video may be programmed to
capture a full-size video image or a user-defined
cropped or reduced area.
784
_m_g
1024 140
Video |nput Oilp|ly Memory VGA Dilpley
Acqui_tion & Displa_
4110
Video output window positioning is provided by
programmable X-Y coordinates and color keying to a
specified color. Color Keying is based on the digital
color information from the VGA feature connector.
Color keying is supported independently or in
conjunction with X-Y coordinates.
SCALING
PC Video provides independent X-Y scaling of the
input video image in integer increments of 1/64.
Images may be compressed down to 1/64 of the
original image size, supporting video icons for
graphical user interfaces.
MEMORY INTERFACE
PC Video operates with 256K x 4 100 ns VRAMs.
Three configurations are supported: 4 VRAMs for
2:1:1 encoding, 6 VRAMs for 4:1:I encoding, and 8
VRAMs for 4:2:2 and 16-bit RGB encoding.
Men_)ry rt_luirements
Bits Ix_r Memory
Pixcl Format Required Video Quality
12-bit 2:1:1 YUV 4VRAM Compresscdlumi-
nance bandwidlh
12-bit 4:1:1 YUV 6VRAM Broadcast video
bandwidth
16-bit 4:2:2 YUV 8 VRAM Improved chroma
bandwidth
16-bit 16-bit RGB 8 VRAM 65,536 colors
COLOR FLAT-I'ANEL SUPPORT
PC Video, with the 82C457 Color flat panel con-
troller and the 82C411 pallette chip, provides full-
motion video on a color LCD. The 82C457 dithers
the PC Video output data toprovide 20,000 colors on
a 512-color display.
Revision 2.0 5 PC Video 82C9001A
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SERIES LPA
Isolated Regulated 75 Watts
DC-DC Convertem
Wide Input RIInge/18-36 VDC
Fully Regulated
Short Circuit P tected
'Parallel Operation
The new PIca LPA Senes el h,gh
power OC-OC Cony.Mere. alk:rw a w_e
Input voltage of 18-36 VDC. w_=la
me(nte(nlng a regulated nulpuf They
=re fully aafegum'd_l for over voltage,
over temperature and continuous srxxt
circuit protection
The avallablllly of Dual Isolated Out-
puts, small size. and the cspab_flh/of
parallel operations as standard fee-
rural should reduce your design and
component costs, w_tta Ihe fixed tre-
quency operallon helps parallel con-
nectlone for higher _ower require.
merits.
Thle high density unit ia assembled
in the USA with PICa qt,_at_tyend com-
ponent selection,allowing it'o meet
Ihe moet String.hi commercial requ,re-
nlents.
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• Up to 70 watts output power
• Hermetically sealed metal case
• Up to 83% efficiency
• Industrial converters with Military program
reliability
• Burn in and stabilization bake standard
• External synchronization
• Short circuit protected
• 19-40 Vdc input range
• 20 watts per inch 3
• -20 to + 70°C operation @
HR700 Series dc-dc converters offer up to 70 watts of power
from single, dual, or triple outputs in one package. The con-
verters combine the small size and high reliability of hybrid-based
components, the high efficiency of switching regulators, and the
isolation, regulabon, and low noise characteristics of linear
regulators.
SMALL SIZE
The HR700 converters are manufactured using techniques
that provtde very small sFze and low profile components. Each
converter uses less than eight square inches of board area and is
595 inch h_gh or less. The overall power density is 20 watts per
cubic _nch
HIGH RELIABILITY
Assembled using thick-film hybrid technology, the HR700 con-
verters are built to perform reliably in the harshest environments.
I'he converters have more uniform thermal coefficients and 50%
fewer connections than converters built by surface mount tech-
niques. The HR700 parts use the same manufacturing proce-
dures and quality controls that we apply to converters designed
for commercial airliners, the space shuttle, advanced fighter air-
craft, and other high reliability applications. The steel cases are
hermetically sealed in a dry nitrogen environment and are guar-
anteed a maxnmum leak rate of less than 103 atm-cc/sec. Stabili-
zation bake and a 24-hour burn in at maximum operating temper-
ature are standard for all parts. All dewces are 100% electrically
tested.
HIGH PERFORMANCE
The HR700 senes parts are high efficiency, low noise, pulse
width modulated converters which utilize a quasi-square wave
forward converter design with a nominal switching frequency of
245kHz. Isolation between input and output is provided with a
transformer in the forward power loop and a wide band, tempera-
ture insensitive optical link in the feedback control loop. Short
circuit protection is provided by detecting peak primary switching
current on a cycle basis and limiting it to approximately 130% of
the full load input current. This method results in quick and posi-
tive current limiting under short circuit conditions.
HR700 Series dc-dc converters are designed to provide full
power operation over the input voltage range of 19-40 Vdc. Oper-
ation below an input of 19 volts is possible with derated output
power. Outputs are available as 5, 12, and 15 Vdc in single, dual
and triple outputs. The converters typically provide greater than
80% efficiency over the entire input range. Line regulation is
typically within 0.1% and load regulation within 0.2%.
LOW NOISE
The HR700 series converters offer low noise on both the input
and output lines. A two section, four pole LC input filter is
included to provide very low reflected line ripple current. Output
ripple is maintained at less than 50mV p-p for single and dual
output models and 85mV for triple output models.
INHIBIT/SYNC FEATURE
An inhibit/sync pin is standard on all models of the HR700
series converters. The pin serves as both an output inhibit and as
a synchronization input. In the inhibit mode an open collector TTL
compatible low (<0.8Vdc) will disable internal switching thereby
inhibiting the unit's output. Inhibiting in this manner results in an
extremely tow quiescent current.
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SPECIFICATIONS (ALL MODELS) Ta = 25°C, V_n = 28 Vdc unless specified otherwise.
INPUT VOLTAGE RANGE: 19 to 40 Vdc (Note 4).
OPERATING TEMPERATURE RANGE: -20°C to + 70°C (Case).
STORAGE TEMPERATURE RANGE: -55°C to + 125°C (Case).
OUTPUT VOLTAGE TEMPERATURE
COEFFICIENT: 150 ppm/°C (Typical).
ISOLATION: 100 Mohm Minimum at 500 Vdc.
INPUT TO OUTPUT CAPACITANCE: 160 pF Typical.
CONVERSION FREQUENCY: 245 kHz Typical.
EXTERNAL SYNCHRONIZATION RANGE: Nominal to 370 kHz.
EXTERNAL SYNC. DUTY CYCLE: 70 to 98% high.
EXTERNAL SYNC. VOLTAGES: Logic High > + 4.5 Vdc
Logic Low < +0.8 Vdc
OUTPUT INHIBIT PIN: Open collector TTL compatible
TTL Logic High (Open Circuit) = output enabled (_>4.5 Vdc)
TTL Logic Low = output disabled (_<0.8 Vdc)
OUTPUT INHIBIT PIN OPEN CIRCUIT VOLTAGE: + 4.5 to + 5.5 Vdc.
OUTPUT INHIBIT PIN LOGIC LOW CURRENT: lmA Max.
WEIGHT." 140 Grams Typical.
CHARACTERISTICS (SINGLE OUTPUT MODELS) Ta = 25°C, V_N = 28 Vdc free run mode, unless specified otherwise.
HR701-2805
FULL LOAD
BW _ 2M Hz
PARAMETER CONDITION MIN. TYR MAX.
OUTPUT FULL 4.9 5.00 5,10VOLTAGE LOAO
OUTPUT FULL
CURRENT LOAD -- -- 12.00
OUTPUT TC = -55 °
POWER TO +85°C -- -- 60
"OUTPUT
-- 30 100
HR701-2812
LOAD
REGULATION
NO LOAD
TO FULL
HR701.2815
RIPPLE -- 30 100
INPUT NO LOAD -- 75 100 -- 70 100 -- 70 100
CURRENT INHIBITED -- 30 35 -- 30 35 -- 30 35
INPUT REFL.
RIPPLE FULL LOAD -- 10 50 -- 10 50 -- 10 50
EFFICIENCY 77 80 -- 80 83 -- 80 83 --
STARTUP
TIME
MIN. TYR MAX. MIN. TYR MAX.
11.75 12.00 12.25 14.75 15.00 15.25
-- -- 5.83 _ -- 4.67
-- -- 70 -- -- 70
-- 30 100
-- 10 30 10 30
- 10 30 -- 10 30
-- 8 10 -- 8 10
-- 10 30
LINE 19 TO 40
REGULATION VDC -- 10 30
-- 5 10WITH LOWIMP. SOURCE
UNITS
VDC
ADC
WART'S
mVp-p
!mADC
mA
%
mVDC
mVDC
mS
DERATING INFORMATION
1. Linearly clerate output power to zero watts at 125°C.
2. Above 105°C linearly derate steady state and transient input voltage to 33 and 38 volts respectively at 125°C.
3. Indefinite short circuit protection is not guaranteed above + 70°C.
4. Operation below an _nput voltage of 19 volts, including operation in MIL-STD-704D emergency power conditions is possible with
derated output power. See Fig. 4.
TYPICAL PERFORMANCE CURVES
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85 _
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OUmUT PO_ER ( wATTS )
HR701 2805
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Figure 1
OUTPUT PO_R ( wATTS )
HR701-2812
EFFICIENCYVS LINE&LOAD
Figure 2
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Figure 3
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CHARACTERISTICS (DUAL/TRIPLE OUTPUT MODELS) TA = 25°C, V,N = 28 Vdc free run mode. unless specified otherwise.
PARAMETER
OUTPUT
VOLTAGE
'OUTPUT
CURRENT
OUTPUT
POWER
OUTPUT
RIPPLE
INPUT
CURRENT
INPUT REFL
RIPPLE
EFFICIENCY
LOAD
REGULATION
LINE
REGULATION
STARTUP
TIME
CROSS 3
REGULATION
CROSS 4
REGULATION
CONDITION
FULL MAIN
LOAD DUAL
V,. = MAIN
19,_40 DUAL
MAIN
_+DUAL
TOTAL
FULL LOAD MAIN
BWs2MHz DUAL
NO LOAD
INHIBITED
FULL LOAD
BW _ 10MHz
NO LOAD MAIN
TO FULL DUAL
19 _ MAIN
40V DUAL
+Po= 3Wlo35W
D_AL . Po=35W
+Po=20WtoSOW
DUAL . Po=50WTo20W
MNN P0=30
DUAL _Po= 3Wlo27W
-P0=27Wt0 3W
MAIN I_= 3Wl030W
HR702-2812
MIN. TYR MAX.
11.75 12.OO 12.25
-- 2.92 5.5
-- 35 66.5
-- 70 NOTE
-- 3O 100
-- 75 100
-- 25 35
-- 15 50
80 83 --
-- 25 50
w -- --
-- 10 30
-- 15 25
HR702-2815
MIN. TYR MAX.
1475 15.00 15.25
-- 2.33 44
-- 35 66.5
-- 70 NOT_
-- 30 100
-- 75 100
-- 25 35
-- 15 50
80 83 --
m m w
-- 25 50
-- -- m
-- 10 30
-- 15 25
" HR703-2812
MIN. TYP, MAX.
4.90 5.05 5.15
11.50 11.80 12.1
-- 4.0 10.0
-- 1.67 4.2
-- 20 50
-- 20 50
-- 60 NOTE
-- 50 100
-- 50 100
-- 35 115
-- 30 35
-- 15 50
79 84 --
-- 5 30
-- 480 750
-- 2 25
-- 100 225
-- 6 10
Note 1: On dual output models the maximum combined output power is 70 wails.
A maximum of 950/0 (66 5VV) is available from any single output•
Note 2: On IT,pie output models the max,mum combined output power ,s 60 watt&
A maximum of 50 watts is available from a single output.
Note 3: Shows regular,on effect on the negat,ve dual output during the defined cross loading conditions
Note 4: Shows regulat,on effect on both dual outputs during the dehned cross loading condit,ons.
BERATING INFORMATION
1. Berate output power linearly to zero at + 125°C.
2. Above 105°C derate steady state and transient input voltage linearly to 33 and
38 volts respectively at + 125°C.
3. Indefinite short circuit protection is not guaranteed above + 70°C.
4. Operation below an input voltage of 19 Vdc, including operation in MIL-STD-704D
emergency power conditions is possible with derated output power. (See Figure 5.)
TYPICAL PERFORMANCE CURVES
i' I i ,
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Figure 5
HR703-2815 UN'IMIN. TYP. MAX. TS
4.9 4 95 5.1 ____.DCV
15.05 15.30 15.75 :tDCV
-- 4.0 10.0 ADC
-- 133 3.33 NOTE'5'_&;
-- 20 50
-- 20 50 WATTS
-- 60 NOTE2
-- 50 1O0
-- 50 IOO mV p-p
-- 60 115 mADC
-- 25 35
'1
-- 15 50 mA p-p
79 84 -- o/o
-- 5 30 mVDC
-- 300 600
-- 2 25 mVDC
-- 1OO 225
-- 6 10 mS
%
e7 19 V t
i
' i
79
z 28V [ !
73
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OU'i3_UT POWER ( wATTS )
HR702 2812
EFFICIENCY VS LINE & LOAD
Figure 6
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.-. HR700 SERIES DC-DC CONVNtTERS
TEL: (206) 882-3100 TEL: (800) 822-8782 . _ C2_06)882-1990
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METAL HERMETIC PACKAGE
. r-- . __ _ 3200 (MAX)
I I- 10 8 6 ]_ '_3_401_AX)
1 _N _AAX/ / II
-- --J--I_' -r--l---- ¢ --,_oo
/ /I g ',-,0,,
l / /l .ocEt,_A_)
J 6x
|___J IT ,,, ,I_ .L_
000 -- --,_ ' ---- ".... 060 MIN
-F-I\ 4 /111 t! ....... ,__
TOLE_ANCETOP VIEW xx = o_o
xxx = 005
HR700 SERIES CASE
NOMINAL CASE DIMENSIONS (IN INCHES)
HRT01-21m5
NR't01-21112 HRT02-2|12 HRT03-ilI12
HR701-281S HRT02-1'| 1S NR703-2111 $
IMNOLE O(,ML 1'1_1=1.E
DESIGNATION PiN NO. PIN NO. PIN NO.
POS'ITIVE INPUT _ 1 I
INPUT COMMON 3 3 3
INHIBIT/SYNC INPUT ,4 4 4
CASE GROUND 2 2 2
POSITIVE MAIN OUTPUT (+5 +12 or +15VDC_ 9, 10 , 6
N/A NIAPOSITIVE AUX OUTPUT (+. 12 or + 15VOC)
NEGATIVE AUX OUTPUT (-12 or -15VDC)
MAIN OUTPUT COMMON
AUX OUTPUT COMMON
POStTWE REMOTE SENSE
COMMON REMOTE SENSE
9 10
6
NIA 5 5
7,8 7,8 78
N/A 7,8 7 B
6 NIA N/A
5 NIA NIA
CASE, PINS AND COVER: Cold Rolled Steel with Fused Tin Finish.
CAUTION: Heat from reflow or wave soldering may damage this con-
verter. Solder this part one pin at a time with heat application NOT
exceeding 300°C for 10 seconds per pin.
TYPICAL PERFORMANCE CURVES
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Up to 30 watts output power
Less than 3.2 square inches of board area
• Hermetically sealed metal case
• Short circuit protected
• Up to 86% typical efficiency
• 18 to 36 Vdc input range
• Single or dual outputs
• Low profile (1/2 inch max.)
HR300 TM dc-dc converters combine the small size and
high reliability of hybrid-based components, the high
efficiency of switching regulators, and the isolation, regula-
tion, and low noise characteristics of linear regulators.
SMALL SIZE AND HIGH RELIABILITY
HR300 dc-dc converters use thick-film hybrid manufactur-
ing techniques for smaller size, lighter weight and higher
reliability than converters produced with other circuit
techniques. With a footprrnt of less than 3.2 square inches
and a 0.5 inch maximum height, the HR300 converters reach
power densities up to 22 watts per cubic inch.
The HR300 parts use the same manufacturing procedures
and quahty controls that Interpoint applies to converters built
for aerospace and military applications. The converters are
hermetrcally sealed in metal packages that are guaranteed a
maximum leak rate of 10 .3 atm-cc/sec. 24-hour burn-in at
maxpmum operating temperature and 100% electrical testing
are standard.
HIGH PERFORMANCE
HR300 converters utihze a constant frequency pulse-width
modulated switching regulator design operating in the
forward mode w_th a clock switching frequency of 240 to 300
kHz. IsolatLon _s achieved through the use of a transformer in
the forward power circuit and an optocoupler in the feedback
control loop. The full load output power of 30 watts is avail-
able over the entire 18 to 36 Vdc input range. On dual output
models, up to 90% of full cower is available from either output
up to a combined total of 30 watts.
The HR300's high efficiency is maintained over the entire
_nput voltage range and from approximately 25% of full load
to full load (see typical efficiency curves).
Short c_rcuJt protection _s provided through foldback
current hmtttng When the output current reaches approxi-
mately 125% of the full rated load, the output voltage begins
to reduce to protect the converter. The converter can sustain
a true short circuit condition indefinitely. The HR300's flanged
case facilitates removal of heat and provides for mechani-
cally secure mounting. If full power operation or indefinite
short circuit protection is a system requirement, the HR300
converter should be mounted with an efficient heat sink in
contact with the mounting flange.
Internal filters in all HR300 converters provide low noise on
both the input and outputs. On HR301 models, two-section
L-C filters limit output ripple voltage and reflected input ripple
current. On HR302 models, single-section L-C filters perform
the same function.
For maximum output regulation, the HR301-2805 is
provided with external output voltage remote sense pins.
Connecting the remote sense pins to the load provides a four-
terminal voltage mode which eliminates the adverse effects
of line resistance voltage drops. Remote sense pins may be
left unconnected, but see cautions in this data sheet. For
normal operation, remote sense pins should be connected to
the respective output pins.
OUTPUT INHIBIT
An inhibit is provided to allow a logic input to shut down
the converter. An open circuit on the inhibit pin (pin 2) allows
normal operation. A connection between the inhibit pin and
the input common (pin 10) disables the internal oscillator,
shutting down the output. The inhibit pin has an open circuit
voltage of 11 to 16 Vdc. In the inhibit mode, approximately
1 mA must be sunk. An active low open collector is required
to activate the inhibit function.
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CHARACTERISTICS: Tcase = 25°C, VIN = 28 Vdc unless otherwise specified.
CLOCK FREQUENCY = 240 to 300 kHz
I/O ISOLATION = 100 megohm minimum at 500 Vdc
OPERATING TEMPERATURE = -40°C to 85°C
TRANSIENT PROTECTION: Up to 50 Vdc for 50 m-sec.
BURN-IN: 24 hrs. at 85°C
HERMETICITY: Leak rate less than 1 x 103atm-cc/sec
CASE & PIN MATERIAL: Cold rolled steel with fused tin finish
HR301-2850, HR301-2812, HR301-2815 DC-DC CONVERTERS
PARAMETER
INPUT
VOLTAGE
CONDITIONS
Tcase = -40°C
to +85°C
HR301-2805
MIN TYP MAX
HR301-2812
MIN TYP MAX
HR301-2815
MIN TYP MAX
UNITS
19 -- 36 18 -- 36 18 -- 36 Vdc
INPUT NO
-- 15 -- -- 20 -- -- 20 -- mACURRENT LOAD
OUTPUT 495 50 505 1188 12.0 1212 1485 15.0 15.15 Vdc
VOLTAGE
OUTPUT V_N = rain
-- -- 6.0 -- -- 2.5 -- -- 2.0 ACURRENT to 36 Vdc
OUTPUT Tc = -40°C -- -- 30.0 -- -- 300 -- -- 30.0 watts
POWER to +85°C
EFFICIENCY Po = 30W 79 82 -- 80 84 -- 82 86 -- %
Rated Load
LINE 1/ Po = 30W
-- 7 25 -- 10 40 -- 10 40 mV
REGULATION V_N = mm to 36 Vdc
LOAD 1/ Pc = 0 to 30W -- 5 25 -- 10 40 -- 10 40 mV
REGULATION
OUTPUT RIPPLE FULL LOAO
-- 30 60 -- 30 70 -- 30 75 mVp-pVOLTAGE BW < 2 MHz
INPUT RIPPLE FULL LOAD -- 5 15 -- 10 25 -- 10 25 mAp-p
CURRENT BW _<2 MHz
STARTUP 21 FULL
TIME LOAD -- 15 -- -- 30 -- -- 40 -- msec
STARTUP FULL
-- 500 -- 1200 , -- -- 1500 -- mV
OVERSHOOT LOAD - --
INPUT OUTPUT
CAPACITANCE -- 80 -- -- 80 -- -- 80 -- pF
_NHIBIT PIN Tcase= 25°C 11 -- 16 11 -- 16 11 -- 16 V
OPEN CKT V
INH_BIT PIN UNIT INHIBITED
-- 10 -- -- 10 -- -- 1,0 -- mA
CURRENT P_N 2 <- 1 V
TEMP COEFF OF
OUTPUT VOLTAGE -40°C to +85°C -- ±01 -- -- ±01 -- -- ±.01 -- %/°C
WEIGHT -- -- 60 -- -- 60 -- -- 60 grams
CAUTION: Permanent dam-
age to the HR301-2805 witl
result if pin 6 is shorted to
ground. Damage may also
result if pm 4 or pin 5 is dis-
connected from the toad
during operatton with the
remote sense leads con-
nected to load.
If remote sense pros are not
connected to load. output
voltage of the HR301-2805
will r_se to approximately
62 Vdc measured across
pros 4 and 5.
NOTES:
1/ With remote sense _ins
connected to load and
no resistance between
output pins and toad,
2/ A low output _mpedance
power source =s required
on the input to realize
this startup hme. If less
than fult surge Current Js
available, startup time
will be longer
TYPICAL PERFORMANCE CURVES:
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HR302-2812 and HR302-2815 DC-DC CONVERTERS
PARAMETER
LOAD
REGULATION
CONDITIONS
INHIBIT PLN
OPEN CKT V
HR302-2605
MIN TYP MAX
INPUT Tcase = -40°C 18 -- 36
VOLTAGE to +85:C
INPUT NO
CURRENT LOAD -- 35 50
OUTPUT Po = 18 +1168 +120 +12.12
VOLTAGE to 36 Vdc -11.88 -12.0 -12,12
OUTPUT 1/ Wt,_= m_n
-- -- 2.5CURRENT to 36 Vdc
OUTPUT Tcase = -40°C
POWER to +85=C -- -- 30.0
EFFICIENCY Po = Max 80 84 --
Ratea Load
LINE Po = 30W
REGULATION V._ = 18 to 36Vdc -- 10 30
Po = 0 to 30W -- 20 60 -- 20 60
OUTPUT RIPPLE FULL LOAD
VOLTAGE BW _<2 MHz -- 50 90 -- 50 90
INPUT RIPPLE FULL LOAD
CURRENT BW _<2 MHz -- 15 60 -- 15 60
STARTUP 2/ FULL
TIME LOAD -- 60 -- -- 60 --
STARTUP FULL
OVERSHOOT LOAD -- 1500 -- -- 1500 --
INPUT/OUTPUT
CAPACITANCE -- -- "70 -- -- 60
8 -- 12 10 -- 14
Tcase = 25°C
.Po = 3W (+)
CROSS
REGULATION
Po =3Wto27W
_Po=3W (-)
Po=3Wto27W
-- 2.5 35
TEMP COEFF OF
OUTPUT VOLTAGE
-- 25 35
HR302-2812
MIN TYP MAX
18 -- 36
-- 45 60
+14.85 +15_0 +15.15
1485 -15.0 -15 15
-- -- 2,0
-- -- 30.0
81 85 --
-- 10 40
-- 2.2 3.2
-- 2.2 3,2
-- ±.01 --.40:C to +85°C -- ± 01 --
WEIGHT -- -- 60 -- -- 60
UNITS
Vdc
mA
Vdc
A
watts
%
mY
mV
mVp-p
mAp-p
msec
mV
oF
V
%
%
%/°C
grams
NOTES:
1/ Up to 90% full power _s available from
either output providing the totat output
power does not exceed 30 watts.
2/A low outpul impedance power source
_s required on the input to realize this
startup tpme If less than full surge
current is available, startup tCme will
be longer.
TYPICAL PERFORMANCE CURVES:
a6%
1_4%
82%:
_m78_
7s_
uJ
74%i
• i
f..,_ I "V_=26 114%I/ /
rl f
74%
5W _ _SW _ _SW 30W
FOWLER_,vArrsl
HR302-2812 EFFIC;Et'JCY VS
LINE AFJD LCAD
Figure 4
t/I, ,v,,=36/
// /
/J
/
/
5W IO_ 15W 20W 25W 30_
IK]WER(WA_tS)
HR302-2815 EFFICIENCY VS
LINE ANO LOAD
Figure 5
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I I '
1/V /r
/
i / t-
r
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POWER{WAR)
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METAL HERMETIC 10-PIN DIP PACKAGE
0 673
_;709}
0 500
f12 7}
CORNER
AN{]OPT 0 n£_ _
ON PKG "--
TOP _.
iNDICATE _,
PIN I "_
05O0
f127)
0 673
(17 09l
IQP__VJE_
2 7oo i
- i-
-- c_e3 , _m
HR300 SERIES CASE
NOMINAL CASE DIMENSIONS IN INCHES (ram)
TOLERANCE -44).005(:=.o.13)
r-----
I PiN
(1 02)
o
DESIGNATION
Posmve )nDut
)nh_bit
Neg. remote sense
(301- 2805 only)
Output common
Positive output
Pos remote sense
(301-2805 only)
Case ground
Negative output
input common
HR301-2805, 2812
2815
PIN NO.
1
2
6
7
N/A
_0
HR302-2812
2815
PIN NO.
N/A
4
3
N/A
7
5
9.10
All Other Pros -- No Connection
CAUTION: Heat from reflow or wave soldering may
damage this converter. Solder pins individually with heat
application NOT exceeding 300°C for 10 seconds per pin.
HR300 _s a lrader'nark Of InterDo,nt Coroorat=on 99317 MARCH '_995
EG&G Data Sheet _
Ruggedized DC-DC Converters
Mil Performance at Non-M   Prices
LC810 Series
i Up to 200W, Single, Dual, Triple
I MIL STD 704D Wide Input Ranges
l MIL STD 810 Environments
i NAVMAT Derating
I NAVMAT ESS
i Custom Inputs & Outputs Available
m Pin-for-Pin Compatible with EG&G Full MIL
Converters
I Fixed Frequency/Parallelable/Synchronous
Operation
m Baseplate Temperature Range of
.45oc. +85oc
I On/Off Control
;-_._G_ G POWER S YS TEMS, INC.
1330 E. Cypress St.
(818) 967-9521
, Covina, CA 91724-2198
FAX (818) 967-3151
............ T .......... IIF ............... 111 _ III-- IIII - I -II ............ II
EG&G Power Systems'
DCoDC Converters, available in
1, 2 and 3 output configurations,
offer military electronics design-
ers outstanding flexibility in DC
power distribution. The convert-
ers are small and lightweight,
facilitating decentralized packag-
ing. They can be PC-Board
mounted near the load or in-
stalled in a centrally located,
multiple output power supply.
Their high-efficiency operation
conserves power and simplifies
thermal design, while delivering
tightly regulated DC power un-
der dynamic line and load condi-
tions. Additional tailoring can be
achieved through N+I redun-
dancy, paralleling and external
synchronization. Consult one of
our engineers in the Business
Development Department for
specification details applicable
to your specific requirements.
Tel: (818) 967-9521
High Density
Power Converte (HDPC-2!
Military DC.DC Converter
125W (NOMINAL) AND UP TO 30 W/CU. IN. @ 85°C BASEPLATE
1,2, & 3 Output Models
Standard Military DC Inputs: 28 VDC and 270 VDC
Typical DC Outputs: 5 VDC to 40 VDC
FEATURES
u High reliability
• High efficiency
a Fixed frequency switching
[] MIL-SPEC Design,
Workmanship, Environments
[] Remote sense (Main output)
• +5% Voltage adjust
• External sync capability
• Remote ON/OFF
• Parallelable
• FulI-Mil components
• Nuclear hardened
• NAVMAT (Derating)
• NAVMAT ESS
• EMI Filter (Additional filtering
required for full MIL-STD 461
compliance)
• Weight less than .35 Ibs.
• MTBF @ 100W single output
configuration
- 315,000 hour MTBF +65 ° C
baseplate (Naval sheltered)
- 82,000 hour MTBF +65 ° C
baseplate (Airborne,
uninhabited, fighter)
- 175,000 hour MTBF +65 ° C
baseplate (Ground, mobile)
- 2,589,000 hour MTBF +25 ° C
baseplase (Ground, benign)
• Custom inputs and outputs
available
EG G
POWER SYSTEMS, INC.
AT&T Data Sheet
Advance Data Sheet
March 1994
AT&T
:-----------....Microelectronics
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JC050-Series Power Modules:
18 Vdc to 36 Vdc Input; 50 W
Features
• Small size: 2.40 in. x 2.28 in. x 0.50 in.
• High power density (37 W/in. 3)
• High efficiency: 84% typical
• Low output noise
• Constant frequency
• Industry-standard pinout
• Metal baseplate
• 2:1 input voltage range
• Remote sense
• Remote on/off
• Adjustable output voltage: 60% to 110% of Vo. ,_om
• Case ground pin
The JC050-Series Power Modules use advanced, surface-
mount technology and deliver high-quality, efficient, and
compact dc-dc conversion.
Options
• Choice of on/off configuration
• Heat sink available for extended operation
Applications
•, Distributed power architectures
• Workstations
• EDP equipment
• Telecommunications
Description
The JC050-Series Power Modules are dc-dc converters that operate over an input voltage range of 18 Vdc to
36 Vdc and provide precisely regulated dc outputs. The outputs are lully isolated from the inputs, allowing ver-
satile polarity configurations and grounding connections. The modules have maximum power ratings of 100 W
at a typical full-load efficiency of 84%.
The sealed modules offer a metal baseplate for excellent thermal performance. Threaded-through holes are
provided to allow easy mounting or addition of a heat sink for high-temperature applications.
The standard feature set includes remote sensing, output trim, and remote on/off for convenient flexibility in
distributed power applications.
JC050-Series Power Modules: 18 Vdc to 36 Vdc Input; 50 W
Absolute Maximum Ratings
Stresses in excess of the Absolute Maximum Ratings can cause permanent damage to the device. These are
absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in
excess of those given in the operations sections of the data sheet. Exposure to Absolute Maximum Ratings for
extended periods can adversely affect device reliability.
Parameter
Input Voltage Continuous
Symbol Min Max Unit
Vi w 50 V
I/O Isolation Voltage o w 500 Vdc
Operating Case Temperature Tc -40 100 °C
Storage Temperature Tstg -40 110 °C
Electrical Specifications
Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature
conditions.
Table 1. Input Specifications
Parameter
Operating Input Voltage
Maximum Input Current
(Vl = 0 V to 36 V; Io = Io. max)
Inrush Transient
Input Reflected-ripple Current, Peak-to-peak
(5 Hz to 20 MHz, 12 I_H source impedance;
Tc = 25 °C; see Figure 1 and Design
Considerations section.)
Input Ripple Rejection (120 Hz)
Symbol Min Typ Max Unit
Vi 18 28 36 Vdc
_1,max
i2t
6.0
2.0
6O
150
A
A2s
mA p-p
dB
Fusing Considerations
CAUTION: This power module is not internally fused. An input line fuse must always be used.
This encapsulated power module can be used in a wide variety of applications, ranging from simple stand-alone
operation to an integrated part of a sophisticated power architecture. To preserve maximum flexibility, internal fus-
ing is not included; however, to achieve maximum safety and system protection, always use an input line fuse. To
aid in the proper fuse selection for the given application, information on inrush and maximum dc input current is
provided. Refer to the fuse manufacturer's data for further information.
2
JC050-Series Power Modules: 18 Vdc to 36 Vdc Input; 50 W
Electrical Specifications (continued)
Table 2. Output Specifications
Parameter
Output Voltage
(Over all operating input voltage,
resistive load, and temperature
conditions until end of life.)
Output Voltage Set Point
(V= = 28 V; Io = Io, max; Tc = 25 °C)
Output Regulation:
Line (Vt = 18 V to 36 V)
Load (Io = Io, min to Io, max)
Temperature
(Tc = -40 °C to +100 °C)
Output Ripple and Noise
(See Figure 2.):
RMS
Peak-to-peak (5 Hz to 20 MHz)
Device
JC050A
JC050B
JC050C
JC050F
JC050A
JC050B
JC050C
JC050F
all
all
JC050A, F
JC050B, C
JC050A, F
JC050B
JC050C
JC050A, F
JC050B
JC050C
Output Current JC050A, F
(At Io < Io, re,n, the modules may JC050B
exceed output ripple specifications.) JC050C
Output Current-limit Inception: JC050A, F
Vo = 90% of Vo. nom JC050B
JC050C
Output Short-circuit Current JC050A, F
(Vo = 250 mV) JC050B
JC050C
Efficiency (Va = 28 V; Io = Io. max; JC050F
Tc = 70 °C; see Figure 3.) JC050A
JC050B, C
Dynamic Response
(&lo/6t = 1 A/10 p.s, V_ = 28 V,
Tc = 25 °C):
Load Change from Io = 50% to 75%
of IO, max:
Peak Deviation all
Settling Time (Vo < 10% of peak all
deviation)
Load Change from Io = 50% to 25%
of lO, max:
Peak Deviation all
Settling Time (Vo < 10% of peak all
deviation)
Symbol
Vo
Vo
Vo
Vo
Vo, set
Vo, set
Vo. set
Vo, set
IO
Io
Io
q
q
q
Min
4.85
11.64
14.55
3.20
4.92
11.82
14.77
3.25
0.5
0.3
0.3
m
77
8O
82
l"yp
m
m
5.0
12.0
15.0
3.3
0.01
0.05
15
5O
12
5.5
4.0
TBD
TBD
TBD
79
82
84
Max
5.15
12.36
15.45
3.4O
5.08
12.18
15.23
3.35
0.1
0.2
5O
150
40
5O
60
150
200
25O
10
4.2
3.3
w
Unit
Vdc
Vdc
Vdc
Vdc
Vdc
Vdc
Vdc
Vdc
%
%
mV
mV
mV rms
mV rms
mV rms
mV p-p
mV p-p
mV p-p
A
A
A
A
A
A
A
A
A
%
%
%
2
0.3
2
0.3
-- %Vo, set
ms
-- _Vo, set
ms
JC050-Series Power Modules: 18 Vdc to 36 Vdc Input; 50 W
Electrical Specifications (continued)
Table 3. Isolation Specifications
(
Parameter Min - Typ Max Unit
Isolation Capacitance -- 2500 -- pF
Isolation Resistance 10 -- -- M_
General Specifications
Parameter
Calculated MTBF (Io = 80% of Io, max; Tc = 40 °C)
Weight
Min Typ Max
2,600,000
35 (loo)
Unit
hours
oz. (g)
Feature Specifications
Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature
conditions. See Feature Descriptions and Design Considerations for further information.
Parameter Device Symbol
Remote On/Off
(W = 18 V to 36 V; open collector or equivalent
compatible; signal referenced to Vl(-) terminal.
See Figure 8 and Feature Descriptions.):
Module Specifications:
On/Off Current--Logic Low
On/Off Voltage:
Logic Low
Logic High (Iorvo, = 0)
Open Collector Switch Specifications:
Leakage Current During Logic High
(Vorvo, = 10 V)
Output Low Voltage During Logic Low
(Iorvo#= 1 mA)
Turn-on Time (@ 80% of Io. max;Tc = 25 °C;
Vo within +1% of steady state)
Output Voltage Sense Range
Output Voltage Set Point Adjustment Range
(See Feature Descriptions.)
Output Overvoltage Clamp
all
all
all
all
all
all
all
all
JC050A
JC050B
JC050C
JC050F
Min Typ Max Unit
Iowo, -- -- 1.0 mA
Vowo. 0 -- 1.2 V
Vorvo. -- -- 15 V
Io_o. -- -- 50 pA
Von/o. -- -- 1.2 V
-- -- 20 -- ms
0.5
60
Vo, clamp 5.6
Vo. clamp 13.5
Vo, clamp 17.0
Vo, clamp 4.0
m
b
-- V
110' %Vo, nora
7.0 V
16.0 V
20.0 V
5.0 V
JC050-SeriesPower Modules: 18 Vdc to 36 Vdc Input; 50 W
f"
Test Configurations
TO OSCILLOSCOPEL___
I T ,2oH
? i E C <01n
| 1 = 2°°c' '°°"Hz
: w(+)
= vJ(-)
e-203(c)
Note: Input reflected-ripple current is measured with a simulated
source impedance of 12 )_H. Capacitor Cs offsets possible
battery impedance. Current is measured at the input of the
module.
Figure 1. Input Reflected-Ripple Test Setup
COPPER STRIP
_1
_T__1,0 pF SCOPE LOAD
RESISTIVE
"1
s-s_3It)
Note: Use a 1,0 p_F ceramic capacitor. Scope measurement should
be made using a BNC socket. Position the load between 2 in,
and 3 in. from the module,
Figure 2. Peak-to-Peak Output Noise Measurement
Test Setup
SUPPLY
CONTACT
RESISTANCE
SENSE (+)i
: VI(+) Vo(+)_
: v_(-) vo(-) T-
SENSE (-)(b
CONTACT AND
DISTRIBUTION LOSSES
8-7,se(C)
Note: All measurements are taken at the module terminals. When
socketing, place Kelvin connections at module terminals to
avoid measurement errors due to socket contact resistance.
/[vo(+)- vo(-)]
= _, [VI(+)-VI(-)]Ii / xl00
Figure 3. Output Voltage and Efficiency
Measurement Test Setup
Design Considerations
Input Source Impedance
The power module should be connected to a low ac-
impedance input source. Highly inductive source
impedances can affect the stability of the power mod-
ule. For the test configuration in Figure 1, a 33 t_F elec-
trolytic capacitor (ESR < 0.7 D at 100 kHz) mounted
close to the power module helps ensure stability of the
unit. For other highly inductive source impedances,
consult the factory for further application guidelines.
JCO50-Series Power Modules: 18 Vdc to 36 Vdc Input; 50 W
Feature Descriptions
Output Overvoltage Clamp
The output overvoltage clamp consists of control cir-
cuitry, which is independent of the primary regulation
loop, that monitors the voltage on the output terminals.
The control loop of the clamp has a higher voltage set
point than the primary loop (see Feature Specifications
table). In a fault condition, the overvoltage clamp helps
ensure that the output voltage does not exceed
Vo, clamp, max. This provides a redundant voltage-control
that reduces the risk of output overvoltage.
Current Limit
To provide protection in a fault (output overload) condi-
tion, the unit is equipped with internal current-limiting
circuitry and can endure current limiting for an unlim-
ited duration. At the point of current-limit inception, the
unit shifts from voltage control to current control. If the
output voltage is pulled very low during a severe fault,
the current-limit circuit can exhibit either foldback or tai-
lout characteristics (output-current decrease or
increase). The unit operates normally once the output
current is brought back into its specified range.
Output Voltage Trim
Output voltage trim allows the user to increase or
decrease the output voltage set point of a module. This
is accomplished by connecting an external resistor
between the TRIM pin and either the SENSE(+) or
SENSE(-) pins. With an external resistor between the
TRIM and SENSE(-) pins (Radi-down), the output voltage
set point (Vo. aoj)decreases (see Figure 4). The follow-
ing equation determines the required external resistor
value to obtain a percentage output voltage change of
&%.
('100 2/ k_.Rad_-do,,,,_= __ -
The test results for this configuration are displayed in
Figure 5. This figure applies to all output voltages.
With an external resistor connected between the TRIM
and SENSE(+) pins (Radi-up), the output voltage set
point (Vo. aoi) increases (see Figure 6).
The following equation determines the required exter-
nal resistor value to obtain a percentage output voltage
change of A%.
Radi-up = I V°(100+A%)- (100+2A%) / k.Q1.225,_% A%
The test results for this configuration are displayed in
Figure 7.
The combination of the output voltage adjustment and
sense range and the output voltage given in the Fea-
ture Specifications table cannot exceed 110% of the
nominal output voltage between the Vo(+) and Vo(-)
terminals.
I
o VK+) vo(+)oI
I
o ONIOFF SENSE(+) o l
I
oCASE TRIM° I _ Pad,-_own RLOAD
SENSE( ) c" '_o V_-) - -
Vo(-) oI
8-748 (C)
Figure 4. Circuit Configuration to Decrease Output
Voltage
106
uJ
:::::) 1o5
,_I
o
c_ 1o_
ILl
n"
I-,
Z
UJ
f./)
121
102
0
Figure 5.
I i
10 20 30 40
% CHANGE IN OUTPUT VOLTAGE (A)
8479 (c)
Resistor Selection for Decreased Output
Voltage
(
f
IL
6
JC050-Series Power Modules: 18 Vdc to 36 Vdc Input; 50 W
Feature Descriptions (continued)
Output Voltage Trim (continued)
o v,(+) vo(+) o
o ON/OFF SENSE(+) c
o CASE TRIM o
o VK-) SENSE(-) o
Vo(-) o
Figure 6.
8-715 (C)
Circuit Configuration to Increase Output
Voltage
LU
<
> 10s
rr
0
)--
(/3
UJ
IT"
F--
Z
LU 10 5
U)
104
0
Figure 7.
.............i ........
2 4 6 8 10
% CHANGE IN OUTPUT VOLTAGE (4)
e-88o (c)
Resistor Selection for Increased Output
Voltage
Remote On/Off
Two remote on/off options are available. Positive logic
remote on/off turns the module on during a logic high
voltage on the remote on/off pin, and off during a logic
low. Negative logic remote on/off turns the module off
during a logic high and on during a logic low. Negative
logic (code suffix of 1) is the factory-preferred configu-
ration.
To turn the power module on and off, the user must
supply a switch to control the voltage between the on/
off terminal and the V0(-) terminal (Vorvo.). The switch
can be an open collector or equivalent (see Figure 8). A
logic low is Vorvo, = 0 V to 1.2 V. The maximum Iorvo,
during a logic low is 1 mA. The switch should maintain
a logic low voltage while sinking 1 mA.
During a logic high, the maximum Vorvo. generated by
the power module is 15 V. The maximum allowable
leakage current of the switch at Vorvo, = 15 V is 50 I_a,.
_L--3
T
Ion/off
Vo(+) o-
..o REMOTE Vo(-) qP-ON/OFF
SENSE(-)
= CASE
±
SENSE(+) • -r
LOAD
Figure 8. Remote On/Off Implementation
8.758 (C)
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JC050-Series Power Modules: 18 Vdc to 36 Vdc Input; 50 W
Outline Diagram
Dimensions are in inches and (millimeters).
Copper paths must not be routed beneath the power module standoffs.
Tolerances: x.xx in. _+0.02 in. (0.5 ram), x.xxx in. + 0.010 in. (0.25 mm)
Top View
PIN 1 (+INPUT)__
IDENTIFICATION /
MARK_
2.40
(61.0)
MAX
2.28 (57.9) MAX-----..-_
2"
0 0
0 0
Side View
0.500 (12.70)
+
0.20 (5.1) MIN
r
._-- 0.040 (1.02) DIA
SOLDER-PLATED
BRASS 7 PLCS
U,_f 0.081 (2.06)DIA
SOLDER-PLATED BRASS
2 PLCS (-OUTPUT AND
+OUTPUT)
Bottom View
°_°<_'--_+I-
T _ f 0,0o
0+50 (12.7)
-- O O/#
= -.INPUT -OUTPUT O
__ CASE
i (OPTIONAL) -SENSE 'a--
TRIM o
REMOTE +SENSE •ON/OFF
T_ +INPUT 1.900 +OUTPUT _
1 6- (_.20) %
o,gP'I 1 I '
(_.8)---4H _ .gO (48.3)_
/- MOUNTING INSERTS
M3 x 0.5 THROUGH
4 PLCS
+
07!+,T t
+<+f,,L
(35.58)
+
8-e81 It)
8
JCO50-Series Power Modules: 18 Vdc to 36 Vdc Input; 50 W
Recommended Hole Pattern
Component-side footprint.
Dimensions are in inches and (millimeters).
_--- 2.28(57.91MAx-------.1
°Lg-_ F-----1.9o(48.3_ I
<°' I"_ F-I
iO O i
i ,_ 1.900 i
, Io-1 (48.26)--9"t= ,] " = Ioo1.00 I 1.I o2 8o II
(35,56) _, I I 1 (_0&0(35"56)
' _ (2s.4o)2.00 I 1._oo , 1 7o ,
(50.8) I (25i40) 0.4____11 o 3 60 i1-_ 0.700 I I 2"40
0.'°° (,7_7,) I 1(6'°)I 1('°'6) I " _ ,(,0,_) M_X
a I
0.20(5.1o) _-}r o o__
0.50 (12.;)--- - _ MOUNTING INSERTS
MODULE OUTLINE
8-881 (C)
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TECIINICAL LITERATURE
FOR
TFT-LCD module
J
,ODEL_o.L Q 1 0 D X 0 1
The technical literature is subject to change without notice.
So. please contact Sharp or its representative before designing
your product based on this literature.
SHARP CORPORATION
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LD_Z56-1
I. Application
This technical literature applies to color TFT-LCD module. LOIODXO1.
2. Overview
This module is a color active matrix LCD module incorporating amorphous
silicon TFT (Thin Film Transistor). It is composed of a color TFT-LCD
p_nel.driver ICs,controI circuit and power supply circuit and a
backlight unit.Graphics and texts can be displayed on a i02_×/68 pixel
panel in 512 colors by supplying 9 bitx2 parallel data signals, three
kinds of timing signals,+SV and ÷12V DC supply voltages for TFT-LCD
panel driving and supply voltage for backlight. Optimum viewing
direction is 6 o'clock.
Backlight-driving DC/AC inverter is not built in this module.
3. Hechanical Specifications
Parameter Specifications Unit
Screen size 10.4 (Diagonal) inch
Effective display area 212.0(H)x 159.0(V) mm
Display pixels 1024(H)× 768(V) pixel
(I pixel=R+G_B dots)
I
Pixel pitch 0.207(H)× O.207(V) mm
Pixel configuration R.G.B vertical stripe
Display mode Normally white
Outline dimension *I 283(W)× 215.6(H)× 12.5(D) mm
Weight 850_20 g
Surface treatment anti-glare and hard-coating 2It
*l NOTE: excluding backlight cables.
Outline dimensions is shown in Fig.l.
4. Input Terminals and function
4-I) TFT-LCD panel driving
CNI (Data signals)
Fin No
LDL,Z56-2
Used connector:DF9B-21P-IV(Hirose Electoric Co..Ltd)
Corres)onding connector:DFgB-21S-IV(l{irose Electoric Co.,Ltd)
Symbol I
I GND
2 RO0
3 ROI
RO2
RIO
RII
RI2
GND
Function
Red data signal of the odd pixels (LSB)
Red data signal of the odd pixels
Red data signal of the odd pixels (tISB)
Red data signal of the even pixels (LSB)
Red data signal of the even pixels
Red data signal of the even pixels (_ISB)
9 GO0 Green data signal of the odd pixels (LSB)
t0 GO1 Green data signal of the odd pixels
II GO2 Green data signal o[ the odd pixels (fISB)
12 GIO Green data signal of the even pixels (LSB)
13 Gll
14 G]2
15 GND
Green data signal o[the even pixels
Green data signal of the even pixels (NSB)
16 BOO Blue data signal of the odd pixels (LSB)
17 BO) Blue data signal of the odd pixels
18 B02 Blue data signal of the odd pixels (IISB)
19 BIO Blue data signal of the even pixels (LSB)
BII
BI2
20
21
Blue data signal of the even pixels
Blue data signal of the even pixels (I'ISB)
LD_Z56-3
CN2 (Power supply & signals)
Used connector:DF9B-15P-IV(Hirose Electoric Co..Ltd)
Corresponding connector:DF9B-15S-1V(llirose Electoric Co..Ltd)
Pin No Symbo Function
I GND
2 CK Clock signal for sampling each data signal
3 GND
4 Hsync Horizontal sync. signal (negative)
5 GND
6 Vsync Vertical sync. signal (negative)
7 TEST1 This shall be electrically opened during operation
8 TEST2 This shall be electrically opened during operation
9 TEST3 This shall be conected to Vcc
Vdd +12V power supply10
Vdd
{2 Vdd
13 Vcc
14 Vcc
15 Vcc
+I2V power supply
+12V power supply
+SV power supply
+SV power supply
+5V power supply
!i_The shielding case is connected with signal GND.
4-2) Backlight
Used connector:OZ-1?-3FOl(HONDA TSUSHIN KOGYO CO..LTD)
CNA CNB Corresponding Connector:QZ-Ig-3HYL(HONDA TSUSHIN KOGYO CO..LTD)
Pin NO Symbol Function
l V,,,c,, Power supply for lamp (High voltage side)
2 NC
3 VLow Power supply for lamp (Low voltage side)
*Cable lergth: CNA&CNB 50±'_mm
Absolute Haximum Ratings
LDaZS_-&
Parameter Symboli Condition Ratings
Input voltage V, i Ta=25_ - 0.3 _ Vcc+ 0.3
Unit] Remark
+5V supply voltage Vcc ! Ta:25C - 0.3 _ * 7
v !lNotel]
!vi
+12v supply voltage Vdd ! Ta=25_ - 0.3 _ -+ 1_ I-- V
Storage temperature Tstg I - - 25 _ + bO I C [Note2]
Operating temperature Topa - 0 _ + 50
IAmbient temp.)
[Note1] CK.Hsync.Vsync,R00-RO2.GOO-GO2.BOO-BO2.RIO-RI2.GIO-GI2.B10-B12
[Note2] Relative humidity 95_RH Hax. (at Ta_40_)
Haximum wet-bulb temperature 3g_ or less. (at Ta>40C)
No condensation.
6. Electrical Characteristics
6-I. Electrical Characteristics & current dissipation
6-I-a) TFT-LCD panel driving
Parameter Symbol
+5V Supply voltage Vcc
IccCurrent dissipation
+12v Supply voltage
Current dissipation
Input voltage (Low)
Input voltage (High)
Input low current
Input high current
Vdd
Idd
Vrc
V"I I1
locI l!
Nin. Typ.
+_.5 +5.i)
- TBD
+10.8 +12.0
- TaD
+3.5
Ta = 25_
_aX.
+5.5
TBD'
+13.2
TaD
1.5
1.0
1.0
Unit
V
mA
Remark
mA
V 'Vcc=+SV
_r
/I A V,=OV
/I A V, =Vcc
6-1-b) Backlight
]he backlight system is an edge lighting type. (a couple of CCFT)
The characteristics of single lamp are shown in the following table.
Ta = 25_
Parameter Symbol
Lamp voltage Yt
Lamp current It
Lamp power consumption PL
Frequency FL
Kick-off voltage V,
Lamp life time TL
Note I]
[Note 2]
[Note 3]
,in Typ Max.l Unit]
- 455 - Yrms
6.5 7,0 7.5 mArm_
- 3.2 - W
20 - 60 KHz
- - lO00 Yrms
- - 1200 Vrms
TBD IO00C -
Remark
Just for reference
[Note 1]
[Note 2]
Ta=25C
Ta=Ot
hour [Note 3]
Calculated values for reference.(lLXYc)
Lamp frequency may produce interference with horizontal sync.
frequency,and interference may cause beat on the display.
Therefore lamp frequency shall be as different as possibile
from that of horizontal sync. signal to avoid interference.
_rightness becomes 50% of the original value under standard
condition.(IL=7.0mArms)
6-2. Timing Characteristics of inpu
Clock
Data
llorizontal
sync. signal
Parameter
Frequency
lllgh time
Low tlme
Setup time
llold time
Cycle
Symbol
11Tc
Tch
Tcl
Tds
Tdh
Ttl
Pulse width Tttp
CK-tlsync. phase dtfferenc_ TtlC
TVVertical
sync. signal
Cycle
Pulse width
tl-Vsync..phase difference
TVp
TVII
signa
ffln.
5
10
10
19.0
516
0
772
I
Typ.
LD_ZS6-5
Hax. Unit Remark
28.6 HHz [Note I]
- - n$
32
Tc-IO
II.0
lO0
ns
ns
ns
ps
clock
clock
ns
ms
line
line
ns
[Note I] Two ptxel-data are sampled at a time.
Input signal waveforms are shown In Fig.2.
6-3. Display period
Items
llorizontal
Vertical
Standards Beginning Ending Unit Remark
falling edge of ltsync
failing edge of Vsync.
4
4
516
772
clock
line
6-4.Input Signals and Display on the screen
(odd)
'I. f) I I
Rol 0l-IR,10,1 ,l
(even) * Two plxel-data are sampled at a time.
t odd:ROO-RO2.GOO-GO2. BOO'B02
even:RIO-RI2. GIO-GI2. BIO-BI2
ll.I024
.768.1024
Display position of input data (V • II)
LD4Z56-7
7. Optical Characteristics
Parameter Symbol Condition
I 8 21.2_ CR> I0Viewing Horizonta
angle range Vertical
Contrast ratio
Response Rise
time Fall
_11
812
CR
r r 8 =0 °
rf
White uniformity 6.
Luminance of white Yt
Hin.
_5
I0
30
60
Ta=25?,Vcc=,5.OV.Vdd=+12.0V
Typ. Max. Uni Remark
Deg [Notel]
Deg
Deg
_ m
I
I
30
50
- 1.25
70
[Note2]
ms [Note3]
ms
[Note4]
cdlm _
!!! The measurement shal be exec ted 15-20 minutes after lighting at
rating.(IL=7.0mArms)
The optical characteristics are measured in a darkroom or equivalent
state with the method shown in Fig.3. And these characteristics except
for White uniformity are measured at the center of the screen.
Photodetector (BW-7:TOPCON) /
I
F"
TFT-LCD module
Field=2 °,
R
LCD panel
'\ , /I ................................................".................................................I
Center of the screen
Fig. 3 Optical characteristics measurement method
LD6Z56-6
6-t4. Input Signals. Basic Display Colors and Gray Scale of Each Color
8
,O
color &
gray odd
scale ever
Black
Blue
Green
Light blue
Data signal
Purple
RO0 RO1 R02 GO0 GOI GO2 BOO BOI B02
R10 Rll RI2 GIO GII GI2 BIO BI1 B12
0 0 0
0 0 0
0 0 0
0 0 0
Red I I I
I I I
Yellow
White
Black
Darker
_ 6
Brighter
_ g
Red
Black
0 0 0 0 0 0
0 0 0 1 1 1
1 1 I 0 0 0
I 1 1 1 1 1
0 0 0 0 0 0
0 0 0 1 l 1
1 1 1 I I 1
1 1 1 1 I I
0 0 0 0 0 0
1 0 0
0 I 0
1 1 0
0 0 I
I 0 l
0 1 I
0 0 0
0 0 0
0 0 0
Darker
Brighter
6
0 0 0
0 0 0
0 0 0
I I I 0 0 0
0 0 0 0 0 0
0 0 0
I I I
0 0 0
0 0 n
O 0 O
O 0 0
O 0 0
0 0 0
0 0 0
0 0 0
0 0 0
0 0 0 1 0 0 0 0 0
0 0 0 0 ! 0 0 0 0
1 1 00 0 0
0 0 0
0 0 0
O 0 0
0 0 I
I 0 I
0 I I
1 .1 I
0 0 0
Green 0 0 0
Black 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
0 0 0 0 0 0
=
Darker
m Brighter
R
_ w
0 0 0
0 0 0
0 0 0
Blue 0 0 0
0 0 0
0 0 0
0 0 0
0 0 0
0 0 0
I 0 0
0 I 0
I 1 0
0 0 I
I 0 I
0 I I
0 0 0 I I 1
O: Lov level
voltage
I: High level
voltage
Each color is displayed in 8 gray scales from 3 bit data signals Input.
According to the combination o[ total g bit data. 512 colors are
displayed.
[Notel] Definitions of viewing angle:
Norma line
811
022 _-"
012 _C._-'--- _/-" 021
_M
6 o'clock direction
LD4Z50-8
[Note2] Definitions of Contrast Ratio:
The contrast ratio is defined as follows.
Luminance (brightness) with all pixels whiteContrast Ratio= Luminance (brightness) wit--h---a-i-[--pi×els bla--c_
[Note3] Definitions of Response Time:
The response time shall be measured as the following figure by
switching the input signals for "black" ON and OFF.
_= white black white
¢.1 _LI
0
r-
I Time
LD_Z56-q
[Note4] Definition of White uniformity
The white unifomity is
defined as the following
equation amon_ the values
measured at the 5 spots(A-E).
maximum luminance (brightness)
minimum luminance (brightness) "'"
........................ _,C .........................
i I
pixel 25'6 512 768
8. Display quality
The display quality of this module shall be in compliance with the
Delivery Inspection Standard.
9. Handling Precautions
9-I) Be sure to insert the cable into the connector or take out of the
connector after turning off the power supply on the set side.
9-2) Power ON/OFF sequential timing
To prevent the latch-up of the circuit in the module, keep the
sequential timing between the input signals and supply voltage as
follows.
O N O F F
+12V _
_5V _ ]'2 T___T43,.,__
Input signals _
O_Tl$1sec, OST2$1sec O_T3$1sec. OST4_lsec
9-3) Others
a) When installing the module, be sure to fix the module on the same
plane.taking care not to warp or twist the module.
b) Since the front polarizer is easily damaged, pay attention not to
scratch it.
c) Wipe off water drop immediately. Long contact with water may cause
discoloration or spots.
d) When the panel surface is soiled, wipe it with absorbent cotton or
other soft cloth.
pixel
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--384
---576
zI"
N
N !
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e) Since the glass is used in the module, it may break or crack if
dropped or bumped on hard surface. Handle with care.
f) Since CHOS LSI is used in this module, take care of static
electricity and ground your body when handling.
g) Observe all other precautionary requirements in handling components.
I0. Packing form
a) Piling number of cartons : MAX. 6
b) Package quantity in one carton: MAX. I0
c) Carton size: 420mm(W)x330mm(H)x400mm(D)
d) Total weight of I carton filled with full modules:12000g
Packing form is shovn in Fig.4.
11. Reliability test items
NO.
1
2
3
4
5
6
Test item Conditions
High temperature storage test Ta=60C 240h
Low temperature storage test Ta=-25C 240h
Ta=z,OC:95ZRIl 240h --High temperature & high
humidity operation test
High temperature operation tes
Low temperature operation test
Vibration test
(non-operating)
Shock test
(non-operating)
(No condensation)
t Ta=50£ 240h
(The panel temp must be less than 604)
Ta=O£ 260H
Frequency:lO-57|tz
Vibration width(one side):O.O75mm
Frequency:58-500Hz
Gravity:9.gm/s _
Sweep time: 11 min.
Test period: 3 h
(I hour for each direction of X.Y.Z)
Max. gravity: 690m/s 2
Pulse width: llms. sine wave
Direction: ±X.±Y.±Z
once [or each direction.
Result Evaluation Criteria]
Under the display quality test conditions with normal operation state.
these shall be no change which may affect practical display function.
12. Others
l) Lot No. Label: TBD
2) Adjusting volumes have been set optimally before shipment, so do not
change any adjusted values. IS adjusted values are changed, the data
mentioned in this technical literature may not be satisfied.
3) Disassembling the module can cause permanent damage and should be
strictly avoided.
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Fujitsu Panel Data Sheet
FINAL REPORT- September 25, 1995
Additional Display Information
Fujitsu 21" Plasma Panel
The Fujitsu 21" Plasma Panel is the world's largest full color plasma display in
production. It features 260,000 colors with 64 graduations of RGB with a 640 x 480
pixel format on a 21-inch diagonal screen.
There is tremendous potential in the future of plasma displays. The introduction of a 30"
and 42" color plasma panel is expected to be available sometime in 1996 for prototypes,
with production units available in 1997. It is expected that these first large panels will be
Wide Definition Television (WDTV) compatible. Fujitsu is working on a 25" panel that
will be SVGA compatible, however, these panels are not expected to be in production
until Quarter 4 in 1998.
NEC 13" LCD Display
The NEC 13" display is an active matrix LCD comprised of amorphous-Silicon thin film
transistors placed on each pixel electrode, a driving circuit and a built-in back light. The
panel was unavailable for evaluation, in time for this project. Below is a summary of the
NEC display characteristics:
• Diagonal screen size
• External WxHxD dimensions (rnm)
• Effective viewing area (rnrn)
• No. of pixels
• Pixel pitch (mm)
• No. of colors
• Contrast Ratio
• Weight (g)
Additional features include:
13 inch
310 x 255 x 43
211.2 x 158.4
1280 x 1024
0.201 (horz) x 0.201 (vert)
4,O96
1:8(I
approx. 2,100
• High resolution display and wide range of display colors
• Wide viewing angle with high contrast
• High speed response
• Low power consumption (27 W Typical)
• Thin and light weight
NEC Panel Data Sheet
August 1993
!
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Electron Components
7
13" Color
TFT-LCD Module
Type No. NL128102AC.20-03
Preliminary Data Sheet
NEC
t
!
i -.
t_
..-'_
_. Abs_rac_
The NEC NLi28102AC20-03 is an ac=ive matrix cc!c:-L:qu_i
Crys_a! Display module comprising amorphous-Silicon tn:n film
=ransis_ors (TFTs) placed on each pixel eiec=rode, a driv_nc
circuit and a built-in back light.
It has a display area of 257.3(H)×205.8(V)mm (diagonal
!3 -inch) 1280xi024 pixels, and 4096-colors display
capability.
2. Features
High resolution and wide range of display colors
Wide viewing angle with high contrast
High speed response
Easy interface connection
Low power consumption
Thin and light weight
o Application for example
Work s_ation moniter display
Terminal-display for control system
Operation board of NC-machine
Monitor of process control system
- 2 -
_!ocK diagram of :he LCD-module
YO--Y?.CO_i
n
RA0--3 --
GA0--3 --
B A0--3 --
CLK --
Hsync
Vsync
-..j
RB0--3 --
GBO--3 --
B B0--3 --
YDD2
BRTH _ _"Q,
BRTL -- "-
8RTC -- _a
.)
BGHO-- d:
y_-- 0
C
0
YCC -- ---
0
C
0
OOl4
Y00 _ LCDP/S
CK,SP.LP,RF.3
I
VGOF --{ _ --
RBo, GBo.BBo.
I
I
RBe. G8e. BBe
CK.SP.LP.R_
i
Source Driver
1920
1024 L C D_ne{
H:I280X3(R.G.8)
Y:1024
1920
5ouTce Drive7
I . " "°
,_ _ VGON
Y001 OC/DC YO0
I VCOF
YCC YCC
GNO _O
]Back light
l
I
J
- 3 -
o Ou%llne of cnarac_er_s=:cs {at r:om =empera=ure)
Item Soecifica=:cn
257.3(H) x 205.8(V) m._ !diagonal
inch)
=-Si TFT active matrix system
4096 Colors
1280 x 1024
RGB Vertical stripe
0.201(H) x 0.201(V) mm
310(H) x 255.5CV) × 43 MAX(D) mm
Display area
Drive system
Display colors
Number of Pixels
Pixel arrangement
Pixel pitch
Size
Weight
Contrast ratio
2100g (Max)
80:1
Viewing angle (within contrast ratio of more than 5:1)
Color gamu:
Response time
Luminance •
Signal system
Supply voltage
Back light
Power consumption
"3
clock ,
Horizontal: 40 ° (Left side, Right side)
Vertical : l0 ° (up), 30" (down)
40% adore (cen_er to NTSC)
less than 50mm sec.
70 cd/m2
RGB 4 bit signals each
synchronous signals (H-sync, V-sync)
24, 12, 5V
Fluorescent lamps (Cold cathode) with
inverter
27W (Typ.)
- 4 -
6. Specificaczon
(I) General spec!ficaCion
Subject Specification Un_
I
Unit size 310_I(H)x255.5±I(V)x43(D) (Max) mm
Display area 257.3(H) x 205.8(V), (diagonal: 13') mm
Pixel No. !280(x3)(H) x 1024(V)
Dot pitch 0.067(H) x 0.201(V) nun
Pixel pitch 0.201(H) x 0.201(V) mm
Pixel
arrangement
R.G.B vertical stripe
Color 4096 color
Weight 2100 (Max) g
The inverter is prepared internal module set.
Dimming poCentiometers are extra. (IK_)
(2) Absolute rating
Subject
Supply voltage
Logic input L
level H
Storage temp.
Operating temp.
Humidity
Symble
VDDI
VDD2
VCC
VIL
VIH
TST
TOP
Rating
I Min
-0.3
-0.3
-0.3
-0.3
-20
Max
Unit Note
28 v
13 V
7 V
- V
vcc+O.3 V
60 °C
Ta=25"C
0 50 °C Surface of
LCD-pane!
- 95 %RH Ta=40°C
"- 85 %RH Ta=50°C
..........?} .....
i
- 5 -
3) E!eczrical characteristics
• Loaic/LCD Ooera:ion
I SubJec= Symole Min i Typ I Max { Unit I no:e
ISuppiy Voltage 22.8 V Ta=25oC
Logic input
level
Current
VDDI
VCC
L VIL
H VIH
IDDI
ICC
4.75
2.0
24.0 25.2 i
5.0 5.25
- 0.8
- Vcc V
150 170 mA
Ta=2_oZ
TTL level
VDDI=24V
for
LC-Operaz_.on
p ,,- 1.0 1.2 I A Vcc=SV' for Logic
• Back liaht
Subject Symble
Supply Voltage VDD2
Current IDD2
WLPower
Consumption
Min Typ
I1.4 12.0
-- 1.5
I
12.6 V I
1.7 A ( VDD2=I2V
L
I
18.0 W I Note !
Note 1 : Total power consumption of unit and inverter
must be less than 22W.
SupDlv voltaae seauence
Vol to
0_.
ge
VDD I
vCC
I
I I
" ' ' 0£
I
' 10', sicnal inf.)u7 '
- 6 -
noEe
The power source for outer driver should be zne same
as the LCD module power source [VCC).
*2 VDD2 supply voltage should be applied during VDD1.
In case of lighting before LCD-opera_ion or put out
lighting after LeD-off, the white color appear
momentarily on the screen.
*3
In case of using battery for VDD2, the back light
should be controlled by BRTC (back light ON/OFF
signal.).
The sequence is the same as above *2.
- 7 -
kZn_erface and Connec=cr-p_n arrangemen_
Cloc_ signal, power source-connector
CNI Connector : i0268-52D2 [H10-S68P-L]
MAde by SUMITOMO 3M
View from Parts Side
Pin
No. Signal
117 CLK
116 HOT
1!5 BB2
114 BB0
113 BA2
i!2 BA0
iii GB2
ll0 GB0
109 GA2
108 GA0
107 RB2
106 B0
105 RA2
104 RA0
103 BRTH
i02 +I2V
i01 ÷5V
Pin
No.
217
216
215
214
213
212
211
210
209
2O8
207
206
2O5
204
203
202
201
Signal
SG
SG
SG
SG
SG
SG
SG
SG
SG
SG
SG
SG
SG
SG
BG
BG
÷5V
Pin
No. Signal
317 SG
316 SG
315 SG
314 SG
313 SG
312 SG
311 SG
310 SG
309 SG
308 SG
307 SG
306 SG
305 SG
304 SG
303 BRTL
302 BG
301 +5V
Pin
SignalNo.
417, VOT
416 BB3
415 BBI
414 BA3
413 BAI
412 GB3
411 GBI
410 GA3
409 GAI
408 RB3
407 RB!
406 RA3
405 RA1
404 BRTC
403 +!2V
402 +12V
401 +24V
- 8 -
view from caO!e connec_o= side
Pin Signal
No. --
Ol CLK
02 SG
03 HOT
04 SG
05 BB2
06 SG
07 BB0
08 SG
09 BA2
i0 SG
iI BA0
12 SG
13 GB2
14 SG
15 GB0
16 SG
17 GA2
Pin
No. Signal
!8 SG
!9 GA0
20 SG
21 RB2
22 SG
23 RB0
24 SG
25 RA2
26 SG
27 RA0
28 SG
29 BRTH
30 BG
31 +I2V
32
33 +5V
34 +5V
Note: Signal
Pin
No. Signal
35 SG
36 VOT
37 SG
38 BB3
39 SG
40 BBI
41 SG
42 BA3
43 SG
44 BAI
45 SG
46 GB3
47 SG
48 GBI
49 SG
50 GA3
51 SG
Pin
No. Signal
52 GAI
53 SG
54 RB3
55 SG
56 RB1
57 SG
58 RA3
59 SG
60 RA1
61 SG
62 BRTC
63 BRTL
64 +!2V
65 BG
66 +12V
67 +5V
68 +24V
Signal I Levei Function frequency
_A(0~3), RB(0-3)
GA(0~3), GB(0-3)
BA(0~3), BB(0-3)
HOT
rOT
CLK
SG
BG
BRTH
BRTL
BRTC
TTL
TTL
TTL
TTL
TTL
TTL
TTL
Data : RED
Data : GREEN
Data : BLUE
HSYNC
VSYNC
CLOCK
Signal Ground
Back Light Ground
Potentiometer
Potentiometer
Back Light ON/OFF
- 9 -
26.875 MHz
26.875 MHz
26.875 MHz
64.60 KHz
59.929 KHz
53.75 MHz
, .OTENT.OM-.-R
CN2 Connector: S!6B-PHDSS
Made by Nippon a_tchaKu tansn:
Pin Signal
No.
08 BRTC
07 BRTH
06 SG
05 VDD1
04 BG
03 VDD2
02 SG
01 VCC
Function
r
Resistance
Resistance
GND
24V for
LC-Operation
GND for BL
12V for BL
GND
5V for Logic
No.PiniSigna 1
16 SG
15 BRTL
14 SG
13 VDD1
12 BG
iI VDD2
i0 SG
09 VCC
i
I Function
GND
BL ON/OF
GND
24V for
LC-operaticn
GNDfor BL
12V for BL
IGND
5V for Logic
Note 1 Black ligth should be oN at "High-level" or "Open" of
BRTC.
Note 2 Potentiometer (Resistance : IK_ ±5%),
OD-position is minimum brightness.
CPotentiometer should be joint between "BRTH" and "SRTL".>
- l0 -
8. input signal, display color and luminance gray scale
Data signal
Display (0: Low level i: High level)
_] color _3 RA2 RAI RA0 GA3 GA2 GAI GAO BA3 BA2 BAI BA0
_3 RS2 _I RB0 GB3 GB2 GBI GBO BB3 SS2 BBI BB0
O;
O
I
O
"o
_J
I
_m
c_
Black
Blue
Red
Magenta
Green
Cyan
Yellow
White
Black
dark
bright
Red
0 0 0 0
0 0 0 0
1 ! 1 1
l _ 1 1
0 0 0 0
0 0 0 0
! 1 1 1
1 ! 1 1
0 0 0
0 0 0
0 0 1
t
!
1 1 0
1 1 1
1 ! 1
Black
dark
bright
Green
0 0
0 0
0 0
0 0
0 0
0 0
0
D 0
0 0
,,
0 0
0 0
0 0
1
O"
i
i
0
Black
dark
bright
Blue
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
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9. interface Timing
Parameter Symble
Clocx. I Frequency i/Tc
I Duty Tch/Tc
I Transient time Tcrf
Horizontal sync.
Siqnal Th
:Video period Thd
Front porch
Pulse width
Back porch
Clock-horizontal
Thf
Thp
Thb
Thch
Timing
Delay for
Transient
Vsync
time
(I)
(2) Thcs
Thv
Thrf
Vertical sync.
Video period
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Pulse width
Back porch
Data
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Set up Time
Hold Time
Transient time
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Tvd
Tvf
Tvb
Tds
Tdh
Tdzf
Time Frequency
18.60ns
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2.Ons(MAX)
15. 479_S
Ii. 907_S
0. 298_S
i. 786_S
i. 488_S
7.Sns(MIN)
2,0ns(MIN)
-6.0--+6. Ons
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2.0ns(MIM)
7.Sns(MIM)
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53 •75MHz
--m
64 •60kHz
_o
o_
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oo
oo
_o
59. 292Hz
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General caution for nand!ing
{I) Protector against eiectros_atic discharge _s nezessar,:
on handling the LCD-module.
In particular, the pro_ection sheet on _ne panel Should
be removed slowly.
(2) The LCD-panel and the back light tube are composed of
glass, so handle with care.
Don't push the surface of LCD module.
mechanical shock.
Don't give strong
(3) The polarizer (the protector) surface is very soft. Use
dry soft cloth for cleaning the surface, never use with
chemicals.
(4) The interface connector should be handled (insert/pull)
during power source OFF.
(5) Don't operate the LCD-module in dew drop atmosphere.
(6) Avoid an atmosphere of high temperature/high humidity
when keeping or operating the LCD-module.
For keeping the LCD-module good condition, the electric
conductive polyethylene bag should be use.
(7) Don't touch the inverter during opera%ion.
(8) The screw to fix the interface cable should be less than
4mm. The long screw occors some display problems.
-Je-
13" Color TFT-LCD Module
NEC
NECBectronicsInc.
CORPORATE HEADQUARTERS
475 El|s StrNl
P.O.llt_ 7241
Mounmn Yew, CA 94¢)3g
TEL 415_3G0.GQ00
For limrm_m, oz, _ll-fr. 7 Lm. tO6 p.m. PIK:ifiCbrae: 14100-366-1)7_
or FAX your request to: 1.4100-729.41288
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21 INCHCOLORPLASMADISPLAYPANEL
Ultra-Thin 21"
Display has
Viewing Angle
of a CRT
Plasma displays have all the
advantages of CRTs--high
brightness, high contrast ratio,
fast response and wide viewing
angles--but they are much thin-
ner and lighter than the bulky
alternative. The Fujitsu color
plasma display panel is sleek
and light enough to be hung on a wall, making it ideally suited for limited-space environments.
With a viewing angle of more than 140 degrees, groups can watch the screen and see a sharp,
clear picture even from the side of the room. The Fujitsu color plasma display panels are ideal
as entertainment monitors, teleprompters, public information kiosks and teleconference displays.
• Winner of two prestigious design awards:
_r Voted #1 by EDN Magazine's engineering readers for product innovation
_r Voted #1 for product development excellence by Electronic Products
• Sleek alternative to the bulky CRT
Light and slim enough to hang on a wall
• World's largest color plasma display panel
21 inch diagonal display with 260,000 colors
• Wide viewing angle m ideal for groups
Over 140 degrees, allows off-axis viewing without image distortion
• Distortion free, flat surface
Extremely clear picture from comer-to-comer
An Employee Owned Company
/M
4_0 Wl_
Flat Panel Display Technology - Article
Flat-Panel-Display Technologies in Japan
An update of JTEC's 1991 report reveals a new bullishness toward
AMLCDs and a clear understanding that CRTs are here to stay.
by Lawrence E. Tannas, Jr.
I_ OC'rOB_R OF 1991 a panel of six experts
and five observers visited 33 Japanese sites
under the auspices of the Japan Technology
Evaluation Center (JTEC). _ Their mission: to
report on the extent to which the Japanese had
advanced the state of the art in flat-panel dis-
plays (FPDs) in general, and in high-informa-
tion-content (HIC) liquid-crystal displays
(LCDst in pa.rticular. 2-4
JTEC subsequently asked me, as one of the
two co-chairmen of the original JTEC Flat
Panel Display Technology Committee (the
other was William Glenn of Florida Atlantic
University). to do a follow-up study. This is
the report of that study.
A recent re-reading of the JTEC Commit-
tee's original report leaves me with the con-
viction that the Committee did a thorough and
accurate job of reviewing Japanese FPD tech-
nology as it was and seemed to be developing
in late 1991. Attendance at the 1992 and 1993
Japan Electronics Shows and recent visits to
Japanese FPD manufacturers have convinced
me that our predictions of production ramp-up
of FPDs in general and active-matrix LCDs
[AMLCDs) in particular were, if anything, on
the conservative side. In retrospect, this is
understandable because the mood in Japan
was also conservative at the time. Nonethe-
less. K. Odawara's recently updated prediction
Lawrence E. Tannas, Jr., is a display-indus-
try consultant and the President of Tannas
Electronics, Orange, California; telephone
714 633-7874;fax 714/633-4174. He is a
Fellow and Past President of the Society for
Information Display.
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of global display production is essentially the
same as was given to the JTEC panel in
September of 1991 (Fig. 1).
The figure reflects several fundamental
changes in the electronic displays industry:
• In 1989, FPDs became a multibillion-
dollar industry, with annual growth rates
between 18 and 35%, thanks to the intro-
duction of supertwisted-nematic LCDs
(STN-LCDs) for PCs.
• Because of two developments in the
1980s - the STN type of passive-matrix
LCD (PMLCD) and the amorphous-sili-
con (a-Si) thin-film-transistor (TFT) type
of AMLCD - LCD flat-panel technology
advanced over the last decade to such an
extent that it is now orders of magnitude
ahead of all other FPD technologies. In
addition, AMLCDs with full-color video
performance were introduced in the early
1990s.
• The sales of all HIC displays will double
in 10 years, corresponding to a com-
pounded annual growth of 7%.
• Because of cost differentials, CRTs will
not be replaced by FPDs.
• CRT sales will continue to grow, but at a
much slower rate than FPDs.
• By the year 2000, one-half of all HIC
display sales will be in FPDs.
• The share of the FPD market captured by
AMLCDs and PMLCDs is highly depen-
dent on the technical evolution and cost
reduction in these two approaches, as
well as on the end-market demand for
consumer products. There will be more
sales volume in PMLCDs and more sales
value in AMLCDs.
What's New?
The present status of the displays industry -
exhibited, for example, at JES '93 and the
U.S. Consumer Electronics Show - confirm,
the JTEC study. What is new and was not
predictable is the second round of Japan's
investment in LCDs: another $2-plus billion
over and above the $2-plus-billion figure
compiled in the 1990 Nikkei electronic FPD
study, updated in late 1991 by Tannas Eleco
tronics, and reported by the JTEC Committe,
The new investment is for the second gen-
eration of AMLCD production machinery.
It comes as a surprise because the JTEC
panel was told there would be no second gen
eration of AMLCD machinery until the first
generation proved the viability of a-Si TFT-
AMLCDs. This viability has now been
proved to the satisfaction of Japanese HIC
LCD manufacturers.
Price, Price, and Price
The price differential between CRTs and
LCDs is immense; 14-in. color CRT televi-
sions are available in Asia at OEM unit prict
of$505 and 10oin. VGA a-Si TFT-AMLCDs
are available at sample prices of about $1401
and might be available for $1000 in OEM
quantities. Only the highest-tech market seg
ment can afford and use AMLCDs. In a
world in which more than half the populatioT
still does not have television, the continued
production of CRTs is ensured well into the
21st century. (Lower-cost STN-LCDs are st
more expensive than CRTs, and offer substa_
tially less performance.)
The price of a-Si TFT-LCDs has been stut
led extensively in Japan, and the consensus i
thatapriceof¥50,000($500)canbeachieved
by1996.Thisconsensusari esbecausethe
nextgenerationofmachineryisexpectedto
provideaproductivityoffrom3to5times
thatobtainedtoday.AMLCDfactoryyields
havebeensignificantlyimprovedbymanyof
theJapanesemanufacturers,andeveralof
themarenowsayingtheyaremakingaprofit.
Profitabilityandyieldhaveneverbeenan
issuewithSTN-LCDs,whichareneithercapi-
talintensivenortechnicallyrisky.Theantici-
patedpricepressureSTN-LCDsareexpected
toexertonAMLCDswillnotoccuruntilthe
productioncapacityofAMLCDsmeetshe
marketdemand,whichwon'toccuruntilmore
factoriescomeonlinewiththenextgenera-
tionofmanufacturingmachinery.
Expanding Applications
There has been a continuing debate whether
STN or AMLCD will dominate the HIC FPD
market. But rather than converging on one
dominant technology, market needs are
diverging, which should create long-term
application areas for both technologies. If you
nsist on an estimate of which technology will
have the largest slice of the pie. Nomura
Research Institute predicts that a-Si TFTs will
have 60% of the HIC FPD market by 1996.
Market applications for all types of LCDs
are expanding, and the difference in perfor-
mance-to-price ratios between a-Si TFl's and
STN-LCDs is becoming more sharply
defined. Super-MIM, active-addressing, and
dual-scan color STNs may find market posi-
tions between a-Si TFT and STN-LCDs
(Fig. 2).
One new product area into which HIC
FPDs are expanding is the color camcorder
viewfinder. This product was just emerging
when the JTEC panel went to Japan in 1991.
Now a major component in production by
Hitachi and Seiko-Epson, among others, it
uses polysilicon (p-Si or poly-Si) TF'I'-LCDs
with integral driver chips made in-situ (Fig.
3). New products, such as virtual-reality gog-
gles and small projectors, are spinning off this
component.
A new product made possible by Global
Positioning Satellite (GPS) navigation is a
moving-map display for automotive, marine,
and avionic use. This product - with laser-
lisk map storage and player, an LCD display-
ing maps of Tokyo, a GPS signal antenna, and
a processor computing the user's present posi-
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Fig. 1: (a) A September 1993 update of the value of historical and projected display produc-
tion, along with significant applications developments. (b) Production volume.
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Disolav Aoolicatign_ Market Issug_
Direct View HDTV Cost and Size
Engr. Workstations Resolution
Multimedia PC Color Video
Portable PC Power/Weight
Automotive & Avionics Rugged
Transportation TV CosWideo
PDA Power/Weight
Portable TV Rugged Video
Palm PC Power/Weight
Picture Telephone Cost
Game Cost/Rugged
HDTV Projectors Resolution
Helmet Mounted Compact
13/Projectors Resolution
Camcorders Cost
1 2 3 4 5 10 14
Dlagonal Size in Inches (log scale)
PreparedbyTannasElec_ronc.s
Fig. 2: Market applications for all _pes of LCDs are expanding. Super-M/M, active-address-
ing. and dual-scan color STNs may find market positions between a-Si TFT-LCDs and STN-LCDs.
tion for display on the maps - is now being
sold in the Tokyo electronics district of Aki-
habara for $2000 (Fig. 4).
Thus far. the engineering workstation mar-
ket has not been penetrated by FPDs because
there aren't any FPDs on the market with suf-
ficient size and resolution. But AMLCDs
capable of workstation-level performance
have been demonstrated (see cover) and could
go into production between 1996 and 1999.
An AMLCD of workstation size will pre-
sent the marketplace with an interesting para-
dox and will, for the first time, present a direct
challenge in a market now dominated and sat-
isfactorily served by the CRT. The AMLCD
itself will be much more expensive than the
CRT, but for the first time users will have an
opportunity to replace the bulky CRT with an
FPD and recover valuable desktop space. It
will be interesting to see how much of a pre-
mium the marketplace will pay for this oppor-
tunity.
The price differential between CRTs,
AMLCDs. and PMLCDs is a major issue.
The different prices buy a different mix of
attributes in each technology (Table 1).
Whether LCDs can penetrate the workstation
market will depend upon a delicate weighing
of these metrics.
The FPD industry is going after HDTV in
several ways:
• a-Si TFT-LCD projectors- Sharp and
Sanyo
• p-Si TFT-LCD projectors - Seiko-Epson
and Sharp
• Direct-view AMLCDs in research - GTC
(Hitachi) 6
• Direct-view PDPs in research - NHK
and Matsushita
Despite the research activity, there is not
yet an obvious solution to the problem of
making a consumer-priced display for HDTV.
Another important product is the personal
digital assistant (PDA). This product is
emphasizing displays with VGA resolution
but with smaller dimensions than we usually
see in VGA displays. PDAs, along with other
portable and pocketable electronic devices,
are focusing attention on display ruggedness,
as well as on reduced weight and volume.
A similar display is used in camcorders
(Fig. 5).
At JES '93, Sharp addressed this market by
showing a display fabricated on plastic rather
than glass. Interestingly, reducing the cost of
the display was not among the reasons Sharp
used plastic. The common conception that a
plastic substrate reduces the cost of an FPD is
incorrect.
LCD Production in Japan
The increase in the value of LCD production
in Japan is a dramatic story, and it coincides
with a production volume that is actually
decreasing as the production of lower-technol-
ogy and Iower-pixel-count PMLCDs go to
other parts of Asia (Fig. 6). The Nomura
Research Institute/Sharp has forecast a growth
rate in market value of 35%, which produces a
dollar value of $15.6 billion by the year 2000
(Fig. 7).
Next-Generation Production
Machinery
In 1991 the JTEC Committee visited brand-
new Sharp and DTI AMLCD factories incor-
porating first-generation machinery - machin-
ery that can handle glass substrates measuring
approximately 300 × 400 mm using larger
PECVD and photolithographical exposure
equipment than had ever been used before in
production. We were impressed by the
expense of the machines and the stipulation
that these machines would have to pay for
themselves before any further developments
could be considered. The first-generation
machines were not on line during our visit and
the future was uncertain. The yields on "zero-
generation" AMLCD pilot lines factories
using modified MOS machines were rumored
to be less than 10%.
At that time, many people in the displays
industry believed that AMLCDs could not be
produced profitably because first-generation
machines would be unable to process enough
glass at sufficient speed and yield. Obviously.
Sharp, DTI, NEC, Hosiden, and other compa-
nies disagreed, but no one was willing to
speculate beyond the first generation.
In 1991 there was clearly a high technical,
financial, and market risk. Among the many
considerations that tempered commitment to
a-Si TFT-AMLCDs were:
• The unresolved question of whether a-Si
TFT-AMLCDs could be manufactured
economically.
• Technical challenges from MIM and a-Si
diodes, p-Si TFTs, and improved lower-
cost STN-LCDs.
• Uncertainty over whether the market
would accept the most expensive elec-
tronic-display product ever offered.
• The absence of a proven consumer mar-
ket for any high-performance FPD with
full color and video speed.
• New technical breakthroughs in other
FPD technologies that could mitigate the
advantages of a-Si TFTs.
The industry's direction and rate of change
were both unclear, and the obvious technical
advantages of a-Si TFI's were clouded by
market and economic issues.
It is now time to update the appraisal of
1991. The technical, financial, and market
risk is over. It is now clear that:
• The technical manufacturability of a-Si
TFT-AMLCDs has been proved and the
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industry, is improving performance.
• The financial risk is over. The industry
is vigorously working on product cost
reduction, and the Japanese AMLCD
industry is expanding despite the general
slowdown of the global economy. Sev-
eral AMLCD manufacturers say they are
making a profit. The industry is now
progressing to the second generation of
machinery, which has 3-5 times the pro-
ductivity of the first generation (Tables 2
and 3).
• Market demand exceeds production
capacity. The marketplace has focused
on a product size of approximately 10 in.
on the diagonal, with VGA resolution
and 9-18 bits of color. The focus is on
products that use a-Si AMLCDs because
of their superior performance and speed
of response. The greatest growth is in
high-end portable PCs. The PMLCD
market is also very strong and growing at
a rapid rate.
The new round of investment is the
,ngest statement the Japanese displays
_dustry could possibly make about its com-
mitment to LCDs. The sample of reported
investments shown in Table 3 exceeds $2 bil-
lion - that's $2 billion above and beyond the
more than $2 billion reported in 1991. NEC is
leading the charge toward second-generation
machinery: installations started in late 1993.
In late 1992, Sharp announced its largest sin-
gle capital investment ever - ¥80 billion -
which included new machinery for a new line,
machinery upgrades on the first two lines at
the 3-year-old Tenri factory, and a new fac-
tory in Mie Prefecture.
The new round of investment is causing a
shakeout of Japanese AMLCD manufacturers.
The cost of entry is now so high that we are
not likely to see new manufacturers entering
the marketplace. Sharp is now, by far. the
world leader in the production of PMLCDs
and AMLCDs, and may capture 50% of the
world's AMLCD market by 1995.
Second-Generation Production
Machinery
The a-Si TFT-AMLCD industry is now fol-
' _wing the same growth pattern we have seen
.he MOS, DRAM, and microprocessor
Industries (Table 2). Note that the technologi-
cal life of production machines is expected to
be approximately 3 years while production
Target Specifications for 1.3-in. Polysilicon Liquid-Crystal Display
Item Specifications
Module size (mm) 38 (H) x 42 (V)
Display-area dimensions (mm) 26.88 (H) x 20.16 (V)
(1.32-in. diagonal)
Number of dots 640 (H) x 480 (V)
Dot pitch (pan) 42 (H) x 42 (V)
Aperture ratio 0.3
Transmittance 0.07
Contrast > !00: !
Response time 50 msec at 25°C
Soiko-Eix_m
Fig. 3: Seiko-Epson has introduced this new 1.3-in.-diagonal poly-Si AMLCD having 480 x
640 color pixels - 307,200 addressable dots. Seiko-Epson expects to have engineering evalua-
tion units ready for the Japanese market in June.
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SONy
PYXlS
Sony Co m .
Fig. 4: The newest Sony Portable Global Positioning System (GPS) was released in September.
It uses the C-Map Marine Database on a removable lnfo-Card. For portabili_.,, the system uses
an STN-LCD.
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life may be as long as 7 years. Quantum
jumps in size and market are anticipated every
3 years. It is too early to confirm many of the
details for generations 3 and 4, but generation
2 has started with NEC.
Extrapolations of when new generations
come on line may change with time. but the
evolutionary stage is set. Upon that stage,
corporate actors will adjust their tactics as
shifts in the marketplace demand - and as the
electronics industry has often done in the past.
One ramification of the dramatically
increased confidence in the FPD industry is
that the required broad base of industries has
become more supportive. The chemical.
glass, printing, electronics, and machinery
industries, as well as all of the other industries
associated with display.s manufacturing, are
investing in new plants and capacity.
The JTEC Committee predicted that
AMLCD production would not exceed 16 in.
by the year 2000, but Sharp demonstrated a
17-in. 1024 x 1280 full-color AMLCD at JES
'92 and '93. Samples of sizes over 14 in. on
the diagonal may be available from Sharp in
the 1995-1996 time frame. Matsushita
demonstrated a 15-in. 900 x 1152 full-color
AMLCD at JES "92 and "93. Matsushita is
sampling the display in Japan but has not
announced plans to sample it in the U.S.
Significant Advances
The most significant technical movement
within AMLCDs since the original JTEC
study has involved the p-Si TFT-AMLCD.
The market driving force for this device has
been the 0.7-in. 100,000-subpixei color cam-
corder display. Seiko-Epson has demon-
strated a 480 x 640-subpixel color p-Si TF'I"
device that has a 1.3-in. diagonal (Fig. 3).
A second market driver is the p-Si TlWT-
AMLCD for video projection of TV and
HDTV. Perhaps the most significant LCD
advance shown at JES "93 was the Sharp
HDTV p-Si AMLCD projector (Fig. 8). As
exhibited, the display substrate was approxi-
mately 1.9 in. on the diagonal with 1.3M pix-
eis (monochrome). Such substrates can be
used for color HDTV projectors and, in a truly
impressive exhibit, Sharp was using them in
that configuration to project an image on a 10-
ft. screen. (Two HDTV projectors projected
superimposed images for added luminance.)
At SID "93 in Seattle, Washington, Sharp
described the device in a technical paper. 7
p-Siappearstobeemergingasthetechnology
forthesmallerandlargerprojectors,view-
finders,goggles,anddirect-viewdisplays.
Examplesofalltheseapplications- including
arear-projectiondesktop-PCdisplay,virtual-
realitygoggles,camcorderviewfinders,
monoculardisplays,anddirect-viewdisplays
- wereshownatJES'93.Therewereno
signsofp-Sindeviceslargerthan2in.onthe
diagonal.
In1991mostprojectorsu eda-SiTF'I's.
Thep-SiTFTshavegainedona-Siforseveral
reaso ns:
• Lower sensitivity to light, which permits
higher luminous flux density.
• Row and column drivers fabricated on
the substrate along with the TFTs for
pixels, allowing higher-resolution
images.
• High-resolution images obtainable from
devices with smaller diagonals, which
allow the use of smaller optics and
smaller projectors.
• Higher-mobility TFTs that can be
smaller for a larger pixel aperture.
• second area of dramatic advances is in
more-compact displays with highly efficient
fluorescent backlights. Two examples, in par-
ticular, have established a new level of
accomplishment in the use of advanced back-
lights for FPDs.
The first of these was demonstrated by
Sharp at JES '93. It is an a-Si TFT-AMLCD
with 480 x 640 × 3 subpixels - 480 rows by
640 columns of full-color pixels, with each
pixel containing a red, a green, and a blue
subpixel - on a 0.2-mm pitch. It is 6.4 in. on
the diagonal, has 2% reflectivity of ambient
light for good sunlight readability, weighs 220
grams, and consumes i.5 W.
The second example was first demonstrated
by Hitachi at JES "92. It is an a-Si TFI'-
AMLCD with 480 x 640 × 3 subpixels. It is
9.4 in. on the diagonal, displays 4096 colors,
weighs 590 grams, and consumes 6 W.
A third rapidly advancing area is in STN
multiple-row addressing (also known as active
addressing, a term that has been registered as
a trade name by In Focus Systems). At JES
'93, Optrex showed a color STN display with
VGA resolution that uses multiple-row
_,ssing in sets of seven rows. The speed
esponse was 50 msec - about the speed of
a typical a-Si TFT-AMLCD. Optrex said that
the preprocessing required to achieve this
Table 1: Metrics for a 10-in. VGA Monitor
A Technology-by-Technology View
Technology Price Speed Color Footprint Weight Power Viewing Sunlight
Angle Readability*
CRT E E E M M F E M
AMLCD M G E E E G G E
PMLCD G M F E E E F E
Legend: E = excellent; G = good; F = fair;, and M = marginal.
"Sunlight readability re_ers to a display's ability to be adlustable for and readable m ambient illuminations from full darkness to full
direct sunlight,
increased speed would raise the cost of the
STN display by 20%. Seven-row sets were
considered optimum for increasing speed
while maintaining conventional STN viewing
angles and contrast ratio)
Reduced Emphasis
Several areas mentioned by the 1991 JTEC
Committee have not materialized to the extent
we expected or they are not being renewed.
• The ferroelectric LCD (FLCD) being
developed by Canon has not reached pro-
duction as anticipated. Canon will con-
tinue research and development on
FLCDs.
• Stanley's electrically controllable bire-
fringent (ECB) PMLCD configuration -
also called the vertically aligned configu-
ration - has not reached production as
anticipated. This configuration was
developed by LETI of France and devel-
oped further for production by Stanley in
a joint agreement between the French
and Japanese Governments.
• The Giant Technology Corporation
(GTC) consortium, which has been
headed by Hitachi, will come to an end
as planned. GTC was initiated as a 5-
year research and development effort to
make a l-m HDTV display using p-Si for
Corp.
Fig. 5: The new Viewcam TM VL-E3OUP by Sharp Corp. uses a 3-in.-diagonal color a-Si TFTo
AMLCD for its innovative viewfinder. This new application of LCDs, which required increased
viewing angle and decreased reflectivity, has had a major impact on camcorders.
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TFTs and printing in place of the stan-
dard photolithography process. The con-
sortium plans to build a 20-in. bread-
board demonstrator, which will be a sec-
tion of the l-m panel.
• The High Definition Technology Corpo-
ration (HDTEC) consortium headed by
Seiko-Epson will come to an end as
planned. HDTEC was initiated as a
5-year research and development effort
to make a p-Si HDTV projector. The
consortium has made significant
progress.
Other FPDs
The entire FPD industry is dominated by LCD
technology, but there are important niche-
market activities involving other technologies:
• The 21-in. VGA colorplasma display
developed by Fujitsu. Fujitsu is sam-
pling the display and building a factory
for modest production. The display was
demonstrated at JES '92 and "93 with
full multimedia capability. The PDP
technology is well-suited to larger sizes
because it uses screen printing for pixel
definition. It has the disadvantage of low
luminous efficiency, which limits its ulti-
mate application unless significant mate-
rials improvements are made. At the pre-
sent time, the PDP is the only direct-view
FPD that can (I) be made with a diagonal
over 20 in., (2) operate in full color, and
(3) operate at video speeds.
• The 40-in. PDP with near-HDTV dis-
play resolution developed by NHK and
Matsushita, This is the only existing
direct-view display that approaches
HDTV resolution and size requirements.
The technology currently lacks effi-
ciency, long life. and luminance. Further
research and development is necessary
before production can be anticipated.
• Theflat CRTdisplay developedby Mat-
sushita. Matsushita continues to develop
and demonstrate flat CRTs. and showed
a high-quality 14-in. color version at JES
'93. But the weight, size. and cost
parameters do not hold promise that
these displays can compete with
AMLCDs. One market application well-
suited to the flat CRT, with its wide
viewing angle, is I"V on the wall," but
this will be a niche market until the price
is decreased and the size is increased.
Table2:AMLCD Machinery Production Generation in Japan
Direct-View a-Si TFT-LCDs
Generation Zero 1st 2nd 3rd 4th
Year start 1987 1990 1993-94 1996 1999'?.
LS! New generation Installation Planning Future
Glass sheet size 6 × 6 in. 320 × 400 mm 360 × 465 mm 500 × 700 mm TBD
6 × 8 in. 300 × 350 mm 380 x 480 mm 500 x 600 mm
300 × 400 mm (1994) 450 × 550 mm
Display size I @ 6 in. 4 @ 8 in. 4 @ 10 in. 4 @ 14 in.
I @9in. 4 @6in. 2@ 14in. I @ 30in.
2@ 10in. 6 @ 7in.
Cycle time Variable normalized @ 1 2×
normalized @ 1 3:< to 5xProductivity
Yield <10% initially
Major market Portable TV
Machine technology hie 3 years.
Machine production hfe. 7 years.
• The Sharp line of EL displays. This
technology supplied the first HIC FPD
• manufactured for a consumer product.
(PDPs were the first type of FF'D manu-
factured, but they were initially limited
to military, and industrial markets
because of their cost.) Sharp is the only
Japanese company manufacturing ELDs
- in a product line of approximately a
dozen sizes. Sharp claims to have over
50%. of the world's market in ELDs.
ELDs have the advantage of wide viewing
angle and a fast response speed comparable to
a CRT's. They have the disadvantage of lim-
ited color capability and limited gray shades.
ELDs are several times more expensive than
STN displays that are comparable in all
respects except speed and viewing angle.
Sharp is continuing research to develop a
white-color phosphor.
Summary
The Japanese have long recognized that both
the computer and television industries will
need new display technologies as we enter the
"Information Age." and that these new tech-
nologies will play a critical role in keeping
lapan's electronic products competitive in the
:ernational market. Japanese industrialists
.....nave thought of FPDs as the last remaining
"'seed" for new-product innovation. In part,
this helps explain Japan's apparent overem-
>50% >70%
Notebook PC Desktop PC Engineering HDTV?
Subnotebook PC workstation
Source: Tannas E)ectronlcs, Orange, California
phasis on the research and development of
FPDs during the last 20 years.
During the 1980s Japan's electronics indus-
try achieved worldwide dominance in FPDs
generally and LCDs in particular. FPDs made
it practical to produce new products that stim-
ulated the entire Japanese electronics industry.
All the pieces have now been assembled
that will allow Japanese laboratories, universi-
ties. and companies to dominate the research,
development, and production of HIC FPDs.
This situation appears more obvious now than
in 1991. The dominance is based on phenom-
enal advances in LCD technology in both the
low-cost compensated STN-LCDs and the
high-performance a-Si TFT-AMLCDs.
However, one should not assume that these
technologies will displace the CRT. They
won't because of the CRT's lower cost and
high level of performance - except in markets
where physical volume, footprint, or sunlight
readability are issues. By the year 2000,
Table 3: New Round of Investment for Large AMLCDs
(Partial List, 1993-1995)
Second-Generation Machines
Company $M _ Plans
Sharp 727 80 Upgrade two Tenri lines
Add line at Tenri
New plant in Mie Prefecture
NEC 272 25 Upgrade Kagoshima plant
273 30 New plant at Akita
DTI (Toshiba/IBM) 273 30 Expand Himeji production line
Hosiden 64 7 Expand Seishin plant ('93 only)
Fijitsu 355 39 Begin mass production
Hitachi Ltd. 273 30 New line at Mobara
Total = >$2 Billion
Source: Tannas Electronw.s. Orange, California
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Photo courtesy of L.E. Tannas. Jr.
Fig. 8: The first showing of a poly-Si active-matrix liquid-c_,stal display (AMLCD) with high-
definition-television (HDTV) resolution and aspect ratio was by Sharp Corp. at the 1993 Japan
Electronics Show (JES '93) in an HDTV projector/theater. No technical details were revealed
and an availability date was not given.
worldwide sales of CRTs and LCDs are
expected to be about equally divided, with the
growth in LCDs occurring primarily m nev,'
display-based products.
LCDs now completely overshadow all
other flat-panel technologies, another state-
ment that appears more obvious today than it
did to the JTEC Committee in 1991. The
development during the 1980s of techniques
to successfully matrix address high-resolution
LCDs is bearing fruit in the 1990s.
Successful production of color AMLCDs
and low-cost STN-LCDs in Japan has
changed the entire picture in the FPD indus-
try. Of all the FPD technologies, the LCD
will dominate through the 1990s and beyond.
A new paradigm must be created before this
can change.
AMLCD production is maturing rapidly
and is starting to follow the evolutionary pat-
tern previously seen in the MOS and DRAM
industries. The second round of investments
and second gene:ation of machinery for
AMLCD production is the ultimate confirma-
tion that LCDs are firmly in place and guaran-
teed to be with us well into the 21st century.
The achievements in AMLCD technology
are the most significant since the invention of
the shadow-mask color CRT, and there is no
close rival left for high-performance color
video displays except the CRT itself. It is
even conceivable that by the year 2000 the
AMLCD may be superior to the CRT as an
HIC electronic display. But regardless of
FPD performance, the CRT will remain a
potent force because of its absolute price
advantage and the worldwide need for low-
cost television sets. As yet. no one is predict-
ing that the cost of FPDs will ever be compet-
itive with that of CRTs.
Notes
_The Japan Technology Evaluation Center
(JTEC) is operated for the U.S. Federal Gov-
ernment to provide assessments of Japanese
research and development in key technolo-
gies. The lead support agency is The National
Science Foundation.
2jTEC Flat Panel Display Technology Com-
mittee, L. E. Tannas, Jr., and William Glenn,
Co-Chairmen, "Display Technologies in
Japan," NTIS Report #PB92-100247
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(National Technical lnlbrmaiion Service.
phone 703/487-4650, June 1992).
3L. E. Tannas. Jr.. "'Japanese Flat-Panel Dis-
plays: What JTEC Saw," Information Display,
18-22 (July/August 1992).
4In this article, we define an HIC display as
one with 100.000 or more pixets - a pixel
count that historically required a CRT,
5K. Odawara. private communication.
6Giant Technology Corporation (GTCI is a
consortium funded by MITI and the Japan
Key Technology Center with the single objec-
tive of researching and developing a l-m
HDTV display that uses p-Si as the TFT semi-
conductor and is fabricated with high-resolu-
tion printing instead of the more expensive
photolithography.
7y. Takafuji et al.. "A 1.9-in. 1.5-M Pixel
Driver Fully-Integrated Poly-Si TFT-LCD for
HDTV Projection," SID International Sympo-
sium Digest of Technical Papers. 383-386
(1993).
'_Takeshi Kuwata. Asahi Glass Co.. Ltd., R&D
Center. Kanagawa. Japan. Private communi-
ion. •
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Flat Panel's Future - Article
PERSPECTIVE!DISPLAYS
The flatpanel'sfuture
!
Notebook PCs and wall-
mounted, high-definition
TVsdefine thefast-changing
world in which display
makers must survive
he Japanese giants of the
fiat=panel display indus-
try--Sharp, NEC, DTI (a
Toshiba-IBM joint ven-
ture), Hitachi, and Hosi-
den--have spent an esti-
mated US $3 billion to
commercialize the color,
active-matrix liquid-crystal display. Now that
heavy investment is starting to pay off.
Less than three years ago, manufacturing
yields of color liquid-crystal displays (LCDs)
based on active-matrix technology were a
dismal 10-20 percent for most manufac-
turers. Today, the leaders among them
are--with evident satisfaction--claiming
yields in excess of 50 percent. As a result_
prices are down (a little) and, according to
industry consultant Larry Tannas, chairman
of the Japan Technology Evaluation
Committee (JTEC) on display technology,
Video Graphics Adapter (VGA) versions of
these displays are being delivered this year.
With additional manufacturing capacity now
going on line, next year an estimated 500
000 displays will be produced each month,
Tannas said. But even with this additional
output, supply is not expected to catch up
with demand until 1996.
The image quality on the best displays is
_ttmr_in,,tl:'bp 11.Sizes also are inchin_ uo.
Prices, though, are stm too mgia ,or uoiu,
active-matrix LCDs (commonly called
AMLCDs) to be a truly mass-market item.
After all, how many $4000 laptop c.ongmters
will people buy?
Prices will drop, but the long-predicted
target year of 1995 will not see a color VGA
AMLCD priced at ¥50 000 (or US $.500 at a
projected ¥100 to the dollar). A more re-
alistic estimate is 1996 or ]997, said Hosiden
Corp.'s Shinji Morozumi, developer of the
AMLCD TV receiver, when he spoke in
Seattle last May at SID '93--the annual
Society for Information Display's
International Symposium and Exhibition.
With all of this, the Japanese giants and
their North American marketing groups
KennethI.Werner ContributingEditor
seem generally optimistic, but new tech-
nologies-such as the active-addressing
display from Motif Inc. Wtlsonville, OR, or
the plasma-addressed unit from Tektronix
Inc, Beaverton, OR--threaten to cloud at
least a portion of active matrix's rising sun.
PASSIVEPROBLEMS.AMLCDs are complex,
but the complexity is there for good reason.
In the simpler, passive LCDs like the super-
twisted nematic (STN) units used in most
monochrome notebook computers [Fig. 2l,
a tradeoff limits display performance. Be-
cause the rows in such displays are ad-
dressed sequentially, the number of rows of
pixels in the display must be traded off
against the length of time during a frame
period that the driving circuitry can apply
voltage to a turned-on pixel.
For instance, if there are 240 rows, any
pixel that is turned on during that frame
period can only have its on-voltage applied
to it for appro_'mtely 1/240 of the frame
period--which is generally 1/60 second.
This time divisionof voltage is called multi-
plexing, and the portion of the frame period
that each on-pixel experiences the voltage is
called the duty cycle.
Thus, any pixel in a 240-row display
would have a maximum duty cycle of 1/240.
All other things being equal, the smaller the
duty cycle, the poorer the contrast ratio, the
narrower the viewing angle, and the fewer
the gray levels.
Another potential problem with passive
display designs is crosstaUc In display tech-
nology, crosstalk is the tendency for pixel
intensities in a column containing both on-
and off-pixels to vary around their intended
values. M(__rn displays exhfMt crosstalk to
varying degrees. It is particularly noticeable
Ill ._ VVA,LAUUI¥_ t_ t:::llVl/Uillllt_J, lt WIIt.J£¢.., _U£
example, the vertical edges of a dialog box
may have a ghostly continuation beyond the
box's horizontal edges.
To avoid flicker in passive displays, a rela-
Definingterms
dlsly (LCD):a displayinwhichthe
opacityof a gelatinousquasi-crystallinematerial
iscontrolledbyanelectricfield.
OINI_I _ _ theamountof timeit takes
foranLCDpixelto changeopacity.
I_el |ml _l_te; theportion of theentiredisplay
cycleduringwhichanaddresssignal is appliedto
asinglepixelto turn it on.
l'mamln_,,u; theamountof light ableto pass
througha material,givenasapercentageofthelight
enteringit.
tively viscous and slow-to-respond liquid-
crystal material must be used. This solves
the flicker problem but prevents the display
from responding quickly enough to re-
produce video signals or allow a mouse
cursor to be moved rapidly across the
screen without submarining--temporarily
disappearing as it is moved.
A pixel turn-on time, To., of 125 ms is on
the borderline for keeping moving mouse
cursors visible and, for video, 50 ms is
needed. Some of the latest passive displays
appearing in laptop computers exh_it a To.
in the vicinity of 125 ms. (T_ is commonly
referred to as one-way optical response
time. Two-wsy response time, T_ + T_, is
also a frequently cited specification. It is ap-
proximately double the one-way response in
most displays.)
Active-matrix LCDs were developed to
overcome these limitations of passive dis-
plays. In the early L970s Peter Brody and his
group at Westinghouse Cot-p. Pittsburgh,
recognized that placing a switch at each pix-
el location was one way of avoiding crosstalk
and optical response tradeoffs forced by
time-multiplexing the driving signals. The
Westinghouse group employed a transistor
fabricated with thin films of semiconducting
material.
ACTIVEDEVELOPMENT.Researchers experi-
mented with cadmium selenide and other
materials. But since the quality of this thin-
film transistor did not have to be very high,
by the early 1980s most developers had set-
tied on amorphous silicon as a good com-
promise between adequate performance and
an economical, low-temperature manufac-
turing processing.
But a color VGA display contains 640-by-
in most designs contains a red, a green, and
a blue subpixel. (Some older designs add a
fourth, either white or green; at least one
manufacturer stacksthreepanels anduses
subtractiveprimariestoobtaincolorsby
subtraction.)SinceeachAMLCD subpixel
requiresa transistor,a 640-by-480-pixel
displaythatusesthreesubpixelsforeach
colorpixelrequiresover 920 000 tran-
sistors,whichmust be depositedon one 9-
or 10-inch substrate. With a few minor ex-
ceptions, all these transistors have to work.
The problem has been likened to making
perfect 10-inch ICs with 3-p,m design rules
at high yield. Its solution has proved far
harder and costlier than anyone foresaw.
Some analysts say that the $3 billion in-
vested to date will never be recovered using
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lamp
Polarizer
Diffuser
PolanzerGlass substrate
LXIuid crystal
[1LCmong the most sophisti_ted commercial color l_luid-c_tal dis-
plays (LCDs), Sharp Micrvelectronics Corp.'s lO.4qnch achve-mat_
LCD display [abo_ ] ezhibits thousands of colors. Like other topof-
the-line displays, it is based on thin-film transistor technology lie]t],
[2] Passive LCD technolo-
gy [far right] is simpler
than active-matrix. The pix-
el count, contrast ratio, re-
sponse, and gray scale of
top-of-the-line passive LCDs
are gradually increasing to
provide a crisper, more
Oleasing display, such as
't used in Compaq Com-
.ter Corp.'s most recent
-notebook computer [right].
Ommq c, eaw_w cam.
Pixel
e_ectmde
I
PoOatlz_r_ _al_tnate
Column _ _ Liquid
line Polarizer crystal
[31In a traditional passive-matrix liquid-crystal display, a pixel is
turned on by an "on" column signal during the time it is selected by a
row pulse [left]. Each pixel experiences a voltage that is the difference
between the row and column signals. F is a voltage selected to pro-
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duce the desired pixel response. The column signal is set to -F to
turn a pixel on, +F to turn or he@ it off. (The pulse width, t, is equal
to the frame period----usually about 1/60 second--divided by the num-
ber of multiplexed rows.) The column signals shown are intended to
produce a binary display--one
whose pixels are entirely on or
1 ....... ,.:t,nlirelyoff---butcrosstalkham-
2 t 9¢vsfull realization o/this in-
3 I " I ' #.'i4 , " I , .... _'-" tentio_ In active addressing of
-""-a I l t--'-- a passive display, a much more
--'--'--1 _ t--..___
_ con@licatedsetofrowfunetions
__ [rightl makes it possible to use a
11_1° faster liquid-crystal material,
12_ retain a flicker-free di@la_ and
14
17
19_
23
24
2s
2s
27
32_
eliminate crosstalk. Any set of
orthonormal functions _11
work, but the approach requires
the column _oltage to be a func-
tion of etmy pixel in the colum_
Waish functions--the set of or-
der 32 is shown---are a set of
functions that can sharply re-
duce the number of computa-
tions needed to generate the col-
umn signals. (Figures courtesy
of Terry Scheffer and ]argen
Nehring at Motif.)
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traditional measures of cost recovery.
Whether or not these costs really can be re-
covered, the extremely high manufacturing
investment required to make AMLCDs
affects both suppliers and consumers.
Only seriously committed suppliers can
enter this game, and only successful ones
remain in it. The price tag for the
equipment in a single, state-of-the-art
AMLCD production line exceeds $100
million, said consultant Tannas, and industry
leaders are now adding second and third
lines.
Several Japanese companies that had
been actively involved in AMLCD devel-
opment have decided to fold their cards.
Outside Japan, only two North American
companies--Optical Imaging Systems
(0IS), Troy, MI, and Litton Canada, Toronto
--are making the displays, and only one
new player, a consortium led by Philips
Electronics NV, Eindhoven, the
Netherlands, has summoned the courage to
build a full plant for active-matrix LCD man-
ufacturing.
For consumers, the price of color VGA
AMLCDs cannot drop sharply before the
second half of this decade, even if yields rise
to 70 or 80 percent, because manufacturers
need to recover the cost of building the
plants scheduled to go on line next year.
Given the continuing prospects for high
AMLCD prices, therefore, could there be a
window of opportunity here for other tech-
nologies? In fact, there are at least two, and
they are related by their reliance on the in-
Return of tha colorwhenl
1_ IEtearorl_ k'zc.
Theoriginalsystemproposedfor colortelevisionin 1940wasaneleclromechanicalcolor-wheelsys-
tem.Framesfor thered,green,andbluecomponentsof thecolor imagefollowedeachothersequen-
tiallyon a black-and-white]V screen.A motor-drivenwheelcontainingred, green,andbluegelsro-
tatedinsynchronizationwiththeframepresentation,andtheviewerobservedthescreenthroughthis
rapidlyrotatingcolorwheel.Afull-colorimageemergedas.theviewer'svisualsystemblendedthesese-
quentialframes.Thegeneraltermforsuchsystemsis frame-sequentialcolor.
Twodiscouragingproblemsoccurredwith theseearlyframe-sequentialsystems.First,theyre-
quireda cabinetroughlytwiceaswideasanotherwiseequivalentmonochromereceiverSecond,and
moreseriously,theyrequiredthreetimestheframerateof anotherwiseequivalentmonochromesys-
tem.Theelectronicsoftheperiodcouldnotproduceaframerateof 180framespersecond(60frames
persecondtimes3 colorimagesper full-color frame),and usinga reducedframerate produceda
flickeringimage.
With thesuccessof RCACorp.'sshadow-masksystem,whichdistributedthered,green,andblue
imagesonthetubefaceinsteadol presentingthemsequentially,field-sequentialcolorfelloutof fash-
ion.TektronixInc.,Beaverton,OR,broughtit backthreeyearsagowithits liquid-crystalcolorshutter.
Thissystemreplacedthecolorwheelwitha stationary,solid-statedevicenolarger_ thescreenof
themonochromecathode-raytube(CRT)itworkswith.]he shutterisfast,butasitsassociatedpolar-
izersabsorba greatdealof light,afairlybrightCRTis required.
Whatall this buysis a very-high-resolutioncolor display.Stand-aloneshuttersandtubeswith
shuttersbondedtotheirfaceplatesarecurrentlyavailableasoff-the-shelfproductsundertheNuColor
tradename.A9-inch NuColormonitorcostsUS$950.
Thisyearat theSocietyfor InformationDisplayShowin Seattle,two newfield-sequentialcolor
systemswereexhibited-_bothbasedonelectromechanicalo orwheels.ThefirstwasDallas-based
TexasInstrumentsInc.'sprojectiondisplaybasedonthecompany'sdigitalmicromirrordevice[seethe
followingarticle,"Mirrors onachip," byJackM.Younse,p. 27]. Thesecondwasa miniaturecolor-
wheelCRTfromMiyota,NaganoPrefecture,Japan,whichis beingdistributedbyThomasElectronics
Inc.ofWayne,NJ[seefigureabove].Theminiature0.6-inch-diagonalmonochromeCRTisderivedfrom
oneMiyotamakesforcamcorderviewfindersandweighsonly5gramswithoutdeflectioncoils.Complete
with deflectioncoils,motor,andcolorwheel,theweightis lessthan50grams.
Becausethemonochromehasnoshadowmask,resolutionis limitedonlybythebeamspotsizeand
thedeflectionelectronics.Unlikethesituationinelectroniccolorshutters,lightabsorptionwithineach
colorbandisnot large,so imagesarebright.Initially,MiyotaandThomasaremarketingthecolor-wheel
tubeas a relativelylow-cost--less than$1200_alternativetoMiI-Spectubesforapplicationssuch
as helmet-mountedisplays. -- K.I.W.
novative use of factory-proven approaches.
The most recent alternative cropped up in
1992,when Terry Scheffer and his colleagues
at In Focus Systems announced a new
method for driving passive LCDs that would
give them most of the benefits of active-ma-
trix displays.
Traditionally, in both active and passive
displays, the display signal is applied to the
columns of pixels in parallel while the rows
are pulsed sequentially. Each pixel is i
exposed to a potential that is the difference
between its row and column signals. When
an "on" column signal and a row pulse si-
multaneously excite a pixel, the resulting
potential difference is sufficient to turn it
on [Fig. 3, leftl. Unfortunately, for passive
LCDs, the technique also produces inter-
mediate voltages that engender crosstalk.
as previously noted.
In STN displays, gray levels are imple-
mented with two techniques. Frame modu-
lation applies pixei select and nonselect
voltages to a pixel in each frame over a
cycle of, say, 16 frames. The response time
of the LCD (about 150 ms) is usually much
longer than the frame period (about 17ms),
so the rms average of the 16 different
voltages produces a shade of gray--a gray
level--that is between the pixel's fully on-
and fully off-state.
Alternatively, simple pulse-width modu-
lation can be used. Here, the column signal
is held low for a portion of the select in-
terval and then high for the remainder of
the interval. The resulting rms voltage
again produces a particular gray level since
the transmittance of each LCD pixel is pro-
portional to the rms value of the voltage
applied to it.
The contrast and viewing angles of STN
displays are now quite good, but response
times remain much too long for video. The
problem is not that liquid-crystal materials
are inherently slow. Higher-voltage and
lower-viscosity liquid-crystal materials easily
accommodate video rates in active-matrix
displays.
Using a fast-responding, high-voltage
liquid crystal in passive STN displays,
however, results in the 5quld crystal's state
decaying markedly between select pulses.
The display is no longer responding to the
rms voltage averaged over a frame period,
but is responding to voltage changes during
the frame period. The result is reduced
transmittance (brightness), poor contrast,
and a narrower viewing angle.
The In Focus team realized (and have
demonstrated) that it is possible to use a
faster liquid-crystal material, have a bright
flicker-free display, and minimize ghosting
effects, all at the same time. They do it by
employing a much more complicated set of
row functions [Fig. 3, right] to distribute the
selection intervals over the frame period,
and by combining the row functions with
more complex, calculated column functions.
The tradeoff is that the row functions are
not only more complicated in themselves,
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but also require a column voltage whose
value is a function of every pixel in the
colunm. These more complicated signals
have to be calculated by more complex
display electronics, but the electronics can
be implemented in traditional ICs. This ap-
proach-dubbed active addressing by In
Focus--allows the display manufacturer to
do something very exciting: move the tran-
sistors required for active-matrix LCDs off
the display glass and into plastic packages,
where they can be implemented much less
expensively.
What's left on the glass itself? Nothing
more than is found in a conventional passive
display. A more responsive liquid-crystal
material is substituted for the conventional
material and the cell thickness is reduced,
but the manufacturing process is otherwise
identical.
Can the degree of this excitement be
quantified? Judging by Motorola Inc.'s
August 1992 decision to invest $23 million in
a joint venture with In Focus, the answer is
yes. Called Motif, the venture is currently
building a plant to manufacture the displays
in Wilsondlle, OR. Motorola, headquartered
in Schaumburg, IL, will manufacture the
active-addressing chips, which will be
available to all display manufacturers--not
just Motif--as soon as production levels
permit.
Motifs manufacturing line was turned on
in September, engineering evaluation units
are to be shown later this month at Comdex
in Las Vegas, and the company plans to ship
production models early next year.
-_ On the all-important matter of price,Scheffer, who is now chief scientist at Motif,
said that the new displays, while more ex-
pensive than passive color LCDs, will be
considerably less expensive than AMLCDs.
The difference in price between his new
display and a standard passive color display
should be about one-quarter the price dif-
ference between a color AMLCD and a
passive color display.
PASSIVE-MATRIXCOLOR.The second alterna-
tive to color AMLCDs is the existing stan-
dard passive-matrix color LCD. Given its lim-
itations, the fact that passive color is any kind
of viable alternative to AMLCDs is some-
thing of a surprise. Three years ago, Tim
Patton, marketing manager at Hitachi
America Ltd.'s Electron Tube Division,
Norcross, GA, predicted that, while the avail-
ability of AMLCDs increased and their prices
dropped, there would be a temporary window
of opportunity for passive color. Although he
expected that window to last only a year or
two, he proved more prescient than many
of his colleagues, who did not see much of a
future for passive-matrix color.
Three factors have broadened the
window of opportunity spotted by Patton.
Getting AMLCDs into production took
onger than anticipated. Then, once display
manufacturing began, delays occurred in
bringing yields up to the point where
I original-equipment manufacturers (OEMs)
Werner--The flat panel's luture
Xerox's 6.3-million-plxel LC9
'
A lO-inch, VGA,liquid-crystaldisplaypacks640 by480 pixelsintoanactiveareaof approximately
20 by15cm,giving.alinearpixeldensityof 80pixelsperinch (or a pixelpitchof roughly0.32 ram).
NotebookPCusershavebecomeaccustomedto sucha pixel density-and its limitations.Theydo
not,for instance,eventryto readtheequivalentof 6-pointtypeonsuchscreens.Butprint that6-point
typeona 300dot-per-inch(dpi) laserprinter,andit is eminentlyreadable.
Withouta 300-dpi display,WYSINWYG(whatyouseeis notwhatyouget).Therearea few,very
expensive,200-and300-dpimonochromecathode-raytube(CRT)monitorsaround,but liquid-crys-
tal displays(LCDs)havenotcomeclose.Forthis reason,XeroxPaloAlto ResearchCenter's13-inch-
diagonalactive-matrixLCD,withits6.3million pixels,is unique[seefigure,abovelelt].
Nol only doesthedisplayhavethe largestnumberof pixetseverto appearona singleLCD,but
thereare284of themto theli.n_r+jLr_,The_ls,stattling: laser-printer+qualityonanLCD.. ,
' A colorversionhasthe_lm'enornl_ 0fdots, WithquarL_of thosedotsin red-green-blue-green
.quadpatternssemngasthe_subi_xelsJ+nean.,b+lul!fiolorpixel.rim resultis a 1536-by-1024lull-col-
-=ordisplay[seefigure,abo_ rigl_TheU.,KAttm_. ResearchProjectsAgency,Nlington,V& helped
with the funding• --K..L W.
could commit to using the displays in
products. And, initially because of low yields,
and later because of high plant investment,
prices stayed--and continue to stay--high.
Over the last two years Patton's window
has also been widened considerably by a
surprising improvement in the image quality
of passive color displays. Remarkable im-
provements in color saturation, crosstalk,
and viewing angle were seen in displays
from such companies as Sharp, Hitachi, and
Kyocera at this year's SID. Sharp
Microelectronics Corp. and Kyocera Corp.
showed displays with a pixel turn-on time of
roughly 125 ms, and virmaUy everyone else
is following suit. These faster displays are
eminently usable for the vast majority of
common computer applications, although
they do not have the optical response for
animation or video.
Price and availability are the final two
variables in the passive-color-display
equation. Passive color displays are more
expensive than monochrome because, like
AMLCDs, every color pixel must contain
three subpixels, each of which requires a
red, green, or blue filter. The advantage of
passive color displays is that they do away
with all those thin-fdm-transistor switches
at every subpixel. The result is a display
that is much easier to make, so manufac-
turing plants require one-seventh the in-
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vestment of a color AMLCD plant, ac-
cording to Hitachi's Patton.
Consequently, major display manufac-
turers are now quoting prices between $550
and $850 for production quantities of
passive color displays, which compare with
prices in the vicinity of $1400 for color
AMLCDs. Furthermore, as of late summer,
demand for color AMLCDs has been
handily outstripping supply, so manufac-
turers are trying hard to convert OEM cus-
tomers to passive color displays, which have
been available in quantity.
Because the plant investment required
for passive color displays is relatively
modest, more players--including Kyocera
and Optrex/Satori, Torrance, CA--can
afford the ante. That bodes well for price
competition and continued availability in the
near term.
There is at least a chance that other ex-
isting technologies might fred ingenious ap-
)lication to color laptop computers and
other portable systems, too. For example,
Miyota, Nagano Prefecture, Japan, has sug-
gested that its new miniature color-wheel
cathede-ray tube could be mounted in a
laptop case and used in a projection or
virtual-image configuration. The well-known
custom and semicustom cathode-ray tube
manufacturer, Thomas Electronics Inc. of
Wayne, NJ, has agreed to distribute the
small, lightweight tube for Miyota [see
"Return of the color wheel," p. 20].
The development of color LCDs is a glam-
orous activity at the moment, but mono-
chrome STN LCI)s are the industry's bread
and butter. VGA panels of excellent quality
are readily available from many sources for
around $200.
IN BLACKANDWHITE.Film compensation,
which has replaced heavier and more com-
plicated dual-cell compensation techniques,
produces true black-and-white displays and all
but eliminates color distortion. In the best dis-
plays, contrast ratio, viewing angle, and cross-
talk are at very acceptable levels, while white
backgrounds are admirably free of blotchi-
ness and backlightsproduce acceptably bright
images with reasonably even illumination.
Displays routinely offer 16 levels of gray, and
64 levels are no longer unusual. In some, re-
sponse th-ne is approaching 125 ms.
However, all of these characteristics can
vary widely among the displays in current
laptop computers and, to a somewhat lesser
extent, among those that OEMs may now
be purchasing in quantity. Units with similar
specifications may engender very different
subjective impressions, and thereby give the
products that contain them a substantial
competitive advantage---or disadvantage.
For battery-powered applications, a
display's power consumption (largely a
function of the hacldight) is a big issue. For
monochrome VGA laptop displays, typical
_eNac[ng transistors with gas
ThreeyearsagoTomBuzakandhis colleaguesatTektronixInc.,Beaverton,OR,raisedeyebrowsin their
suiteattheSociety(orIntorrnationDisplay(SIP)inI_asVegas.WhatBLEakshowedwasa roughdemon-
strationunit ofanactive-matrixliquid.crystaldisplayinwhichthepixelswereswitchednotbythin-film
transistorsbutbyagasplasmacontainedinchannelsin thedisplay'sglassbackptate.
Atthisyear'sSIDshow,Buzak,nowdirectorofTektronix'DisplayResearchLaboratory,wasbackwith
amuchmorepolishedplasma-addressedliquid-crystaldisplay(PALCD),onehavinga 16-inchdiag-
onaland640by480pixeis.
Therequiredsizeandspacingof theplasmachannelsdonotlendthemselvesto displayswithvery
finepixelpitches,butthetechnologyis relativelysimple,readilyscalable,andcapableof videospeeds.
Inshort,it is a candidatefor large-screen,direct-viewHDTV.
Tektronixislookingforpartnerstohelpconvertthiswell-developedtechnologyintoproducts.Contact
ThomasS. Buzak,DisplayResearchLaboratory,TektronixInc.,Box500,M/S 46-944,Beaverton,OR
97077 --K.L W.
ltuninance_power values are 65 cd/m 2at 2W.
Recently, some manufacturers of sub-
notebook computers--such as Hewlett-
Packard Co.'s OmniBook 300--have
decided to run their LCDs in reflective
mode, doing away with the backlight en-
tirely. This design yields a very lightweight
computer that operates for hours on a few
standard penlight batteries, but it unfortu-
nately compromises image quality in all but
bright ambients.
Such problems will not last. All LCD tech-
nologies are advancing quickly, with more
pixels, finer pixel pitches, more colors or
gray levels, and larger screens [see "Xerox's
6.3-million-pixel LCD," p. 21]. The larger
screens have diagonals of about 14 inches for
commercial "conventional" LCDs and up to
24 inches for Canon's as yet unproved im-
plementation of ferroelectric LED technol-
ogy (which hassuffered from mechanical in-
stability in previous incarnations).
LARGE-SCREEHLCDs?But they are not con-
sidered "really large," and "really large" is
an issue. If the high-information-content
flat-panel display market is defined at one
end by the reality of laptop computers, it is
defined at the other by the dream of 60-inch-
diagonal, high-definition television (HDTV)
screens hanging on the wall.
Currently, only one fuU-color, video-rate
flat-panel technology can be purchased in
the worldwide marketplace: color AMLCDs.
But, given the problems LCD manufac-
turers are having with the current 10-inch
glass, it is no wonder that they have no im-
mediate plans to process 60-inch glass.
Can LCD technology be a contender in
the rich HlYrv market that should start de-
veloping in 19957 Perhaps eventually. One
approach is to assemble small displays into a
larger one. The concept is implemented
today-----crudely--with cathode-ray tubes in
%ideowalls," but small fiat panels would
have to be put together seamlessly in a
process called tiling. With exquisitely
precise control of tile-to-tile alignment,
spacing, luminance, and color, researchers
think they can make the seams invisible.
But making large displays with small-display
technology isneither easy norcheap.
Making a single large LED could possibly
be done with a technology called plasma-ad-
dressed liquid crystal which was first an-
nounced three years ago by Tektronix Inc.
and shown in a much more refined form at
the SID symposium in Seattle [see
"Replacing transistorswithgas," left].
THEGIIFJIIFLATHOPE.The most likely candi-
date for HIIrV on a wall in this century is not
a variation of LCD technology at all but a col-
or plasma display panel (PDP). Monochrome
(red-orange)PDPs havebeenbuiltinsizesup
to60 inchesdiagonalforsome time,a size
that no other flat-panel technology hasever
approached.
Such sizes are possible because PDPs
have a fairly simple glass-sandwich
structure that scales readily. Monochrome
plasma displaysuse a matrix addressing
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[41 Color plasma display tech-
nology, which is based on using
color phosphors for gas-dis-
charge pixets such as those
shoum below, is the leading con-
tender for high-definition-tele-
vision-on-a-wall in this century
Photonics Imaging Inc.'s color
panel has a 30-inch diagonal
and 1024 by 768pixels. The pho-
to fright] was taken during the
panel's design, and only half of
the pixels are lit.
_. -- Row
electrode
"_ '_' -- Gas
Glass
substrate
scheme to ionize a gas mixture containing
neon, and the neon glows with its charac-
teristic red-orange color. In color PDPs, the
gas mixture is changed to one containing
xenon, which emits in the ultraviolet (UV)
ather than the visa'ble portion of the elec-
tromagnetic spectrum. The inner walls of
the pixels are coated with red, green, and
blue phosphors that are UV-sensitive. This
is a well-known and highly efficient
mechanism for generating light: it is used
in millions of fluorescent lamps. (Fluor-
escent lamps use ionized mercury to
generate UV radiation3
Japan's NHK Corp. in Tokyo has _.n de-
veloping color PDPs for nearly two decades.
Most of this time has been spent on a PDP
variant called dc plasma, which is now pro-
ducing images of high quality but not yet
bright enough for commercial products.
Recently, the company added a program to
develop a variant known as ac plasma.
But at the 1992 SID show in Boston,
NHK, Old, and Texas Instruments (Japan)
showed a very impressive dc-plasma HDTV
set with a 32-inch-diagonal screen. The
image quality and color rendition were ex-
cellent and, with a luminance estimated at
75 cd/m _, the image was almost-bright
enough for a consumer product. This year
at SID, NHK descrR_ its work on an im-
proved 40-inch-diagonal dc plasma display.
An early exponent of color ac plasma,
Peter Friedman is president of Photonics
Imaging Inc_ Northwood, OH, a long-time
maker of military monochrome PDPs. He
has been steadily developing color ac plasma
for nearly 10 years, most recently with
support from the U.S. Advanced Research
-_o] The direct-view high-definition television sets to be introduced in 1995 will not use fiat-
panel displays at all, but cathode-ray tubes having a 16:9 aspect ratio and over 1000 horizontal
raster lines.
Wemer--The flat panel's future
iProjects Agency (ARPA). At SID
'93, Photonics displayed a good-
looking 19-inch 640-by-480 color
display with a luminance of 85
cd/m z. A brighter, 30-inch display
with higher pixel count was com-
pleted in August [Fig. 41.
The remaining classical flat-ganel
technology, electroluminescence
[Fig. 51, seems to have peake_L The
merger three years ago of Finlux,
Espoo, Finland, into Planar Systems
Inc, Beaverton, OR, left the world
with only two major electrolumi-
nescent display suppliers. In ad-
dition to Planar, there is Sharp
Corp, Osaka, which continues to
develop and introduce new
products of this type---but in a remarkably
understated way.
Planar did create a stir in Seattle by
showing the first electroluminescent display
that could reasonably be called full-color.
Planar'ssubstantialchievement, accom-
[5] Electroluminescent technology, once a
popular display contender, seems to have
been rdegated to the niche for bnght, red_l-
low or monochromatic displays, although
full-color work is being done with support
from the U.S. Advanced Research Projects
Agency
plished with ARPA support, was the devel-
Olmaent of the most efficient blue phosphor
yet. This phosphor is an impressive R&D
development, but it allows a white area lu-
minance of only 15 cd/m2--too dim for a
commercial productby at least a factor of
four. The consensus in the display com-
munity is that unle_ Planar raakes much
progress than most believe possible, its
work is fated to be a niche technology.
WIIATABOUTIIDilr? Large economical flat-
panel displays will not be available for the
direct-view HIYrV sets to be introduced in
1995. These sets will use conventional cath-
ode-ray tubes having a 16.9 aspect ratio and
appro_aaately 1000 raster lines [Fig. 6LThe
view of several potential suppliers is that the
most common size, at least initially, will have
a 32-inch diagonal.
For larger images, consumers will have a
choice of projection sets using either pro-
jection cathode-ray tubes or an AMLCD of
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The best of both worlds?
Conventionalcolor_ tubesarebrightand
offerhighresolution,fastresponse,awideviewing
angle,andabroadspect]umofcolors---atcoststhat
aremodestwithrespecttodisplayperformance.,
Ontheotherhand,flatpanelsare,_11
istheirflatness,accompaniedgenerallybylight_. L
weightandsometimesbylowpowerconsu_;_-i
t/on,thatis theirraisond_tre. - . " :.- _.
Thedesignersofmostflatpanelswouldbe_o--
• pytocomeclosetotheimagequalityofferedby ..
run-ol-tl_millcathode-raytubes(CRTs).Butira-,
agequalityis noteverything.In laptopcomput-"
ersforinstanceusersarewillingtosacrificeir_':_
= • to • ,,,._:
agequality for hghtweightand longba_..f$.._
StartingwithW.RossAlkenat theUni_r_l_"
Ca,lornlaBerKeley,in 1951,periodicallydesign-_
ershavetriedtocomeupwithflatCFEsth__]ld ;' -:
combinetheadvantagesof both
Now,_ita El
Linecathode Electrodes:
Rear
Cont_
Signal
modulation
Focus
deflecUon
Vertical
crossbetweenCRTandmatrix-addressingtect_=_
notogies,whichthe companycallsFlatVision. :..... : -_ ÷_;-';
Likea conventionalCRT,FlatVisionusesa cath- - -
odetoproducelectrons,a deflectionsystem(in ": :_-' _:: .'"'_:_:_: _"_;_
thiscase,electrostaticdeflection)to directthe.
electronbeam,anda phosphorscreenwithfed;_
green,andblue (RGB)stripes,allofwhichare!
maintainedinavacuum. . . - - • ........ '...... ; _' screen
ButhisisnotasingleCRT.Confinedwithintme.i-Z:i_ d--__. _-5_ _-_-:_L: :._';,c:
withleminarsl_resforthesakeofrelativelyeco-" Mais'ush'fta's14"inch_li_playiS98mm(3.9 ' coml_tifiLdespite-_ modestinitialpro-
nomicalfabrication,If thesystem'sbasicstructum,_,inches)lhjck.'The_.s_weighs 162 kgand_ duct/onoflOOOunitsamonth,lhecompany'sgoal'
wereusedto makeasingle,conventionalCRTOf'_' consumes85W 6f poV/e{'.'Clearly,substantial is nothinglessthan head-to-headcompetition
moderatesize,itcouldnotmaintainfocusandcol- we!ghtandpo_r savings_al_notpartof theFlat withtheworld'scolorLCDmanufacturers.It is
orconvergenceacrossthescreen.Butalloftheses
CRTsaretinyintermsof theirpixeldimensions.'
The "IVset that Matsushitabeganselling in
Japanlastmonth--with 442 pixelshorizontally
and440pixelsvertically--hasnearly10050CRTs
in the._:ray.")"hatcomesto 20 pixels permini-
CRT,eachofwhichis turnedonattheappropriate
timebymeansofthecontrolelectrode[seefigure].
Electronically,suchasystemisverycomplex,even
thoughswitchingitsmatrixof 10000elementsi
muchlessdemandingthanswitchingthenearly
onemillion elementsina full-colorLCD.
Visionpackage.Butflalness---incomparisontoa
conventionalCRT---is._ '; -:
Asintriguingastherzwtechnologyis,it pos-
esseveralquestions.Is98mmthinenough?Can
resolutionbebroughtuptothedemandsofhigh-
definitiontelevisionandcomputermonitors?As
sizesgrow,willthedesignbesusceptibleto matrix
crosstalkproblems?Canthecostbe brought
down?(Thel_s introducto_priceis _88 000,or
aboutUS$2700atthecurrent¥105to thedollar.)
Matsushitahasclearlyansweredtheseques-
tions to itsownsatislaction.Sourceswithinthe
projectingthatFlatVisionwillcapture10percent
oftheworldwidedisplaymarket--currently140
millionunitsannuallyspreadoverall technolo-
gies--by theyear2000.
UntilFlatVision displaysare inwiderdistri-
butionandsubjectoindependentanalysis,it is
hardtosaywhetherMat-%shita_optimismisjus-
tiffed.BUt,as theJapaneseindustrialgiant'sole
entryin theflat-panelsweepstakes,it certainly
givesequipmentdesignersandendusersa nov-
eldisplaytechnologywo_ consideringlorfuture
products. -- K.I.W.
moderate size employed as a light valve.
The only other projection technology that
could appear in a consumer product within
the next three or four years is Texas Instru-
ments' innovative array of deflectable
micro-mkrors [see the article, "Mirrors on
a chip7 by Jack M. Younse, opposite.]
Color plasma is the most likely candidate
for a large direct-view flat-panel display in
this century, but Tektronix' plasma-ad-
dressed LCD is an interesting possibility.
And Matsushita entered a dark horse called
flat Vision in the race this summer [see
"he best of both worlds?," above].
+,0 PROBEFURTHER.While there has been a
plethora of papers on LCDs, one tutorial that
does justice to the electro-optic effects
through which LCDs operate (a topic inten-
tionally avoided in the current article) is
Terry Scheffer and Jtirgen Nehring's sur-
prisingly readable "Supertwisted Nematic
(STN) LCDsY It appears in Volume 1 of the
Society for Information Display (SID) '93
SeminarLectureNotes.
The currentart/ale'sdiscussionfdisplay
addressingborrows from Shefferand
Nehring.butleavesmost oftheir60 pages
untapped.ContacttheSocietyforInfonm-
tion Display, 8055 W. Manchester Ave. Playa
del Rey, CA 90293; 310-305-1502.
Two books that survey display tech-
nologies in general are Flat-pa_l Di_lays
and CRTs, edited and partially written by
Larry E. Tannas Jr. (Van Nostrand
Reinhold, New York, 1985), and Handbook
of Display Technology by Joseph A.
Castegano(Academic Press, San Diego, CA,
19923
The monthly Information Display Mag-
azine contains readable articles and
columns on display technology, products, ap-
plications, and market_ag, k is available with
membership in SID or on a controlled-circu-
lation basis. (The society's address is listed
above3
A remarkably rich exposure to display
issues, R&X), products, and applications is
available at SID's annual symposium and
show. The 1994 edition will be held in San
Jose, CA, during the week of June 13. Call
the society for information.
!
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BATTERY MODULE DATA SHEETS
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Sanyo NiCad Battery Cell Data Sheet
1619740668i ALEXANDER OEM DiU. Sic P02 JUN 12 '95 16:2E
I
......... r' I _--_.o"__ _
of r 13 i-:-,' - -._
i I°'88_ +° _z in°hi
_r_ c.,, .... _Eo' . ._'n I
Cell Type KR-2300SCE
Specifications
Nominal Capacffy ! 2300mAh i
, Nominal Voltage '--'-- 1,ZV :
T'-- i
! j S_andard i 23Om/_ - !
i
......... t S=ndard _.'_-''- 14_16Hn=. '--i
C_argmg lime _ ! .................
IFast ! • about 1Hr. i
, Charge -----.-_- ...........
I Ambient ! F_ast t 0_C_÷4_°C [+ 32 °F,'_113"F)
Temperature I I:)isch_ga -20 C_--+60°C [ -4°F--1400_
Rtnr_0e --310°C_--I-60°C {- i_°r--122or)
Internal Impe_enoe (Av.} 5.5mi).
(at____.%d._iisch_.aa.roe)__ ........... (=t 1oo01-1z)
Weight 58g/2.04oz
Oi_e_6iO,,=(O) X (H) I Z3.U __ X 50,0 __ mm
(with tuloe) 0.91 o
-o,_4 X 1.97 -_.o_ inch
Typical CharactJdstics
CI_m'(_ I)llch41r@e(at high R_e]
Cha_ge:230_A
PIG Mat Material Data Sheet
How
use
 the & PIG ®Mat with
Perforations!
PIG ® Mat absorbs
petroleums, aqueous
solutions, solvents,
and most acids and
chemicals.
Follow these easy steps to assure maximum effectiveness:
1 Clean up loose absorbents.
No clay on the floor! PIG s Mat works alone! Put PIG s Mat on a
clean floor to catch drips or overspray. Cuts easily to any shape
with scissors or a knife. With Perforated PIG _' Mat just tear off as
much as you need without having to use a utility knife!
2 Let it work.
PIG s Mat's dimpled design pulls in liquids fast. The wicking
power does the work - not you!
- ...._'b":_'.,.,_t._.._
I _-¢:,,_. _ .__•-_.,=¢_"_Y
3 Replace when fully saturated.
It's time to replace PIG s Mat when liquid has fully
darkened it.
Other PIG ®products for you
For Contingency
For Leaks: For Drips: Planning:
You want to know more aboL
these products? GREAT! Jus
call our toll-free number and we"
send you a FREE Pigalog _, a
catalog filled with information on
_ _ ('_ _ _'_ allPIG_'pr°ducts"
, Fax 24 hrs. 1-800-621-PIGS(7_7)
l__ NEW PIG
 , -  oor ent S ,,.es,onse CORPORATtO
_;c_s J _ J One Pork Avenuefor accidental spills __j=pton, PA _SSS4.0304
PiG" is • _emd InlOew_rk o_ NEW PIG CORPORATION IE:"
M afe Data Sheet
Product Identification: PIG_ mats, Item #MA'i'201, #MAT202, _tA_'[2_IA'I_ #MAT208, #MA'i'216,
#MAT217, #MAT220, #MAT221, #MAT225, #MAT226;-,-,-,-,-,-,-,_MAT229,#MAT230,
. " #MAT231, #MAT237 & #MAT238
pk=._ N_w RGe aj_oda_ _oduas mu= bed=spor_d in_ wi_ local,sta= and_ _. Thisproductis_ed non-l,aza.-do_
_ _spum_ orunuseds== and_ nospe_ ¢r_amalpcc=edun_
I
fl. Manufacturer Identification
_or'e Name: New Pig Corporation
Address: One PorkAvenue
Tpton, PA 1_
Emm.gencyTalephono Number: (800) 468-4647
Tel_ Number for Information: (800) 468-4647
(Above numbersduringhoursof 8 a.m.- 5 p.m. ET) .
DatePrepared:12-08-93(5")
II. Ingredients/Identity Information
Chemical Identity: Polypropyiene: 99.7%
(CA,S#: 9003-07-0)
Grey Pigment: 0.3%
(Both components considered non-hazardous)
f
III. Physical/Chemical Characteristics
Boiling Point: N/A
Vapor Pressure: N/A
Vapor Density: N/A
Solubility in Water: Inso4ub_e
spscmc Grayly (HzO= I): 0.g
Melting Point: 320" F
Evaporation Rate: WA
Appearance and Odor: Grey sheetsor mils. No odor.
J
I(IV. Rre and Explosion Hazard Data
RashPoV¢ S2S"F (Au_gr_don)
_le Umlts: N/A LEL: N/A UEL: N/A
F.xt_gulshlng Media: Initspurchasedorunusedform;
water,chemicalfoam,drychemicalor CO2. In itsused
form;the wft:h Lscompa_'bleto rx_d absorbed.
Special Fire Rghting Procodur_: Wear a se_f-contained
broachingapparatusand referto absorbedlquid(s)
MSDS(s), forthe P/Ge m=_do not renderr_luid
rxxflta,'n_e, neural or losshazardous.
Unusual Rmand Expioelon }¢tBards: Referto absorbed
• r_luid(s)MSDS(s), for_heRGe mats do notrmder
_.=-ices normammabk_,neu_ or_ _ J
Reactivity Data
Stability: Unstable Stable
Conditions to Avoid: N/A
|noompatlbillty (MateriaLs to avoid): Strong
oxidizing agents may degrade product.
Hazardous Decomposition or By products: WA
Hazardous Polymerization: W_llno(occur.
f_l. Health Hazard Data
Rout_(s) of Entry: Inha_a_n: N/A Sk_: N/A
Inges_o_: Poss_e
Health Hazards (Acute and Chronic): N/A
_anidty: NTP: N/A IARC: N/A
OSHA Regulated: N/A
Slgn_Symptoml of Exposure: N/A
li,_dlca_Condl_ns Genm_ly Aggravatad by
ExpomJm: N/A
_and Rr_tAJd Procedures: N/A
VIII.
J
li
Precautions for Safe Handling and Use
to Be Takon in Case Material is Released or
Spilled: h its _ or unusedform Sweep or
vacuumpmdu= and dspos_ d as a non-hazardous
maZmal.
Wut_ Disposal Method: In itspurchasedorunusedform:
Nospecialprecau_onsnecessary. _tcx cCassifiedas a
hazan:l).Initsur_ltotm: Disposeda/Iwaste (basedon
_ _ ot_ lqu_ absorbed)ac=:_ng to
federal, s_e, andIoca/laws.
Precautions to Be Taken in Handling and Storing: N/A
Other Precautions: N/A (Refe_to absorbedliquid(s)
MSOS(s)._ _e P/_ me= donorr_k_ Squids.
rxxfltarm'Bbie,neural, or less hazardous.)
I
Control Measures
Vm-ClL_tion:Local Exhaust: N/A
Spedal: N/A
Gloves: N/A
Eye P_n: N/A
Other Pmtocthte Clothing or Equipment: N/A
Work/Hygienic Practices: N/A
Mechanical: N/A
Other:. N/A
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. SCOPE
This source control document establishes the performance, design, manufacture and
acceptance requirements for the APW II Keyboard Assembly critical item hardware
component, intended for use in the Advanced Portable Workstation (APW II) for the
NASA Ames Portable Computer Technology Program. The configuration of the APW II
Keyboard Assembly shall be SAI Technology Part Number 65442-I.
2. APPLICABLE DOCUMENTS
The following documents of the exact issue shown form a part of this source control
document to the extent specified herein.
2.1. Precedence of Specifications
If any conflict exists between the technical requirements of this source control document
and that of any specification, standard, drawing or publication forming a part of this source
control document, the requirements of this source control document shall take precedence.
2.2. Government Documents
The following documents are referenced to provide clarification and guidelines in support
of meeting the requirements of this document.
2.2.1. Specifications
MIL-C-5541 Military Specification - Chemical Conversion
Coatings on Aluminum and Aluminum Alloys
MIL-A-8625 Military Specification - Anodic Coatings, for
Aluminum and Aluminum Alloys
MIL-W- 16878/4 Military Specification Sheet- Wire, Electrical,
Polytetrafluoroethylene (PTFE) Insulated,
200°C, 600 volts, Extruded Insulation
MIL-A-46146 Military Specification - Adhesives-Sealants,
Silicone, RTV, Noncorrosive (For Use with
Sensitive Metals and Equipment)
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2.2.2. Standards
MIL-STD- 130G Identification of U.S. Military Property
MIL-STD-454K Standard General Requirements for Electronic
Equipment, Requirement 4 - Fungus Inert
Materials - 14 Feb. 1985.
MIL-STD-810E Environmental Test Methods and Engineering
Guidelines- 14 July 1989
2.2.3. Other Publications
FCC Part 15 Subpart J FCC Commercial Class A/B Title 47 Code of
Federal Regulation (CFR) 1 Oct. 1989 - Radio
Frequency Devices.
MIL-HDBK-217E Notice 1 Reliability Prediction of Electronic Equipment
2.3. Non-Government Documents
Not applicable
3. REQUIREMENTS
The APW II Keyboard Assembly shall be a commercially available keyboard assembly.
The specific detailed requirements of the APW II Keyboard Assembly are described in
Section 3.
3.1. Critical Item Definition
This source control document shall define the APW II Keyboard Assembly's overall
requirements and performance including size, weight, operating modes, key groupings, test
conditions, and interface.
3.1.1. Item Configuration
3.1.1.1. Part Number 65442-1
The APW II Keyboard Assembly Part Number 65442-1, as shown in Figure 3.1.1.1-I,
shall consist of a single assembly which includes the keyboard assembly (printed circuit
cards and components) and status indicators.
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Figure 3.1.1.1-1 APW II Keyboard Assembly (65442-1)
3.1.2.
3.1.2.1.
3.1.2.1.1.
Electrical Interface
Power Interface
Part Number 65442-1
The APW II Keyboard Assembly shall draw DC power from the computer power supply
via a header connector mounted on the keyboard assembly printed circuit board.
3.1.2.2. Data Interface
3.1.2.2.1. Part Number 65442-1
The APW II Keyboard Assembly Part Number 65442-1 shall transmit clock pulses and
exchange serial data via a header connector mounted on the keyboard assembly printed
circuit board.
3.l.3. Mechanical Interface
The APW II Keyboard Assembly shall be designed with the physical dimensions as
shown in Figure 3.2.4.1-1.
3.1.4. Operator Interface
3.1.4.1. Part Number 65442-1
The APW 1I Keyboard Assembly Part Number 65442-1 shall have (1) operator interface:
an 82 key keyboard.
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3.1.5. Appearance
The APW lJ Keyboard Assembly shall have no defects that affect the serviceability of the
product.
3.1.6. Style and Dimensions
The APW II Keyboard Assembly Part Number 65442-1 shall conform to the style and di-
mensions shown on Figure 3.2.4.1-1. Variations in key shape, color, size or location are
subject to review and approval by SAI Technology.
3.1.7. Documentation
The APW II Keyboard Assembly shall be supplied with existing standard commercial
documentation.
3.2. Characteristics
The APW II Keyboard Assembly shall meet the design requirements in this section.
3.2.1. Functional Characteristics
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3.2.1.1.4. Keyboard Scan Codes
Each key action, for the keys listed, shall generate a unique scan code from the keyboard.
The scan codes shall be sent by the keyboard to the keyboard controller. A break code shall
be sent on release of the key. Except as noted in the scan code tables, the break code shall
consist of code F0 followed by the key scan code. The keyboard mode, described in Table
3.2. I. 1.2, shall determine which scan code is generated and sent to the controller. The scan
codes are described in Sections 3.2.1.1.4.1 through 3.2.1.1.4.4.
NOTE: In all cases of scan codes and scan code sequences described throughout this
document, the codes are described in hexadecimal notation.
3.2.1.1.4.1. Normal Mode _ Pad Lock Off
Table 3.2.1.1.4.1-1 Normal Mode -- Pad Lock Off
Key Scan Code
ESC 76
FI 05
F2 06
F3 04
F4 0C
F5 03
F6 0B
F7 83
F8 0A
F9 01
FI0 09
FI 1 78
FI2 07
INSERT
DELETE
1
2 1E
3 26
4 25
5 2E
6 36
7 3D
8 3E
9 46
E0, 70
E0a 71
16
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Table 3.2.1.1.4.1-1 Normal Mode -- Pad Lock Off (continued)
0 45
4E
= 55
Backspace 66
0E
TAB 0D
15Q
W ID
E 24
R 2D
T 2C
Y 35
U 3C
I 43
O 44
P 4D
[
]
HOME
CAPS LOCK
54
5B
E0., 6C
58
A IC
S IB
D 23
F 2B
G 34
H 33
J 3B
K 42
L 4B
4C
52
RETURN 5A
END
L SHIFT
E0, 69
12
Z 1A
X 22
C 21
V 2A
B 32
N 31
M 3A
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Table 3.2.1.1.4.1-1 Normal Mode -- Pad Lock Off (continued)
!
R SHIFT
PAGE UP
41
49
4A
59
FN
L CONTROL 14
L ALT 11
SPACE 29
R ALT
R CONTROL
UP ARROW
PAGE DOWN
LEFT ARROW
DOWN ARROW
RIGHT ARROW
E0,7D
E0, I 1
E0, 14
5D
E0, 75
E0, 7A
E0, 6B
E0, 72
E0, 74
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3.2.1.1.4.2. Normal Mode _ Fn Promotion
Table 3.2.1.1.4.2-1 Normal Mode -- Fn Promotion
Keys Scan Code
FI Make: E0, 12, E0, 7C
Break: E0, F0, 7C, E0, F0, 12
F2 Make: 11, 84
Break: F01 841 F01 11
F3
F4
F8
F9
F10
Fll
F12
INSERT
DELETE
7
17
1F27
2F
37
Notes
PrtScr
SysReq
Optional
Optional
Optional
Optional
Optional
77 NumLock
- PadLock
El, 14, 77, EI, F0, 14, F0, 77
14, E0, 7E, E0j F0, 7E, F0, 14
6C
7B
8 75
9 7D
0
7EBACKSPACE
U 6B
I 73
74
79
O
59, 46
59, 45
69
Pause n NOTE I
Break n NOTE 1
Keypad 7
Keyoad 8
Keypad 9
Keypad -
ScrollLock
Keypad 4
Keypad 5
Keypad 6
Keypad +
Shift-R Parenthesis
Shift-L Parenthesis
Keypad I
K 72
L 7A
7C
RETURN
M
E0, 5A
70
71
E0, 4A
Keypad 2
Keypad 3
Keypad *
Keypad Enter
Keypad 0
Keypad.
Keypad /
Note 1. No break code is transmitted on release of this key.
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3 2.1.1.4.3. Pad Lock Mode
Table 3.2.1.1.4.3--1 Pad Lock Mode
Keys Scan Code
7 6C
8 75
9 7D
0 7B
U 6B
I 73
O 74
P 79
59, 46
59T45
69
K 72
L 7A
RETURN
7C
M
71
E0, 5A
70
E0, 4A
Notes
Keypad 7
Keypad 8
Keypad 9
Keypad -
Keypad 4
Keypad 5
Keypad 6
Keypad +
Shift-R Parenthesis
Shift-L Parenthesis
Keypad 1
Keypad 2
Keypad 3
Keypad *
Keypad Enter
Keypad 0
Keypad.
Keypad /
3.2.1.1.4.4. Pad Lock Mode Fn Promotion (Back to Normal Mode)
Table 3.2.1.1.4.4-1 Pad Lock Mode Fn Promotion
(Back to Normal Mode)
Keys Scan Code
7 3D
8 3E
9 46
0 45
U 3C
I 43
O 44
P 4D
54
5B
3B
K 42
L 4B
RETURN
4C
5A
M 3A
49
/ 4A
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3.2.1.1.5. Data Transmission
Data shall be transmitted from the keyboard to the system if transmissions are not inhibited
by the system (clock line held low) and if there is some code to be transmitted: i.e. key
codes, status codes, or the resend code. If the data transmission was not successful, the
system shall transmit the Resend command (FE) to request that the code be retransmitted
by the keyboard.
Transmission shall be bi-directional in serial synchronous form, with the data stream
consisting of eleven bits: one start bit of logical zero, eight data bits, one even parity bit, and
one stop bit of logical one. Clocking of the data stream shall be done by the keyboard, even
if the system issues a request to send (data line held low) to transmit a command.
3.2.1.1.6. Data Reception
Commands shall be transmitted from the system to the keyboard by holding the clock line
low (inhibit keyboard transmission), setting the data line low (request to send), and then
releasing the clock line. The keyboard shall then acknowledge the request by clocking in the
eleven bit serial data stream. If transmission was successful, the keyboard shall send the
Acknowledge code (FA); if the transmission was not successful, the keyboard shall send
the Resend code (FE).
3.2.1.1.7. Commands and Status -
3.2.1.1.7.1. System Commands
The keyboard shall accept commands issued from the system and sent through the
keyboard controller as described in Table 3.2.1.1.7.1-1.
The system shall issue a two byte command code to the keyboard for the NUM LOCK,
CAPS LOCK, and SCROLL LOCK functions. The code shall be interpreted by the
keyboard and shall illuminate the corresponding mode status indicators for which the bits
in the second byte have been set, as described in Table 3.2.1.1.7.1-1.
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Table 3.2.1.1.7.1-1 System Commands to Keyboard
Code Command
ED, 01 Set Mode Indicator: Scroll Lock
ED, 02 Num Lock
ED, 04 Caps Lock
EE Echo
F0 Select Scan Code Set
F2 Read ID
F3 Set Typematic Rate/1:)elay -- NOTE 1
F4 Enable
F5 Default Disable
F6 Set Default
F7
F8
F9
FA
Set All Keys: Typematic
Make/Break
Make
Typematic/Make/Break
FB Set Key Types: Typematic
FC Make/Break
FD Make
FE Resend
FF Reset
Note 1. F2 is followed by a byte indicating typematic rate and delay. Bits 5 and 6
select the delay from 250 milliseconds +90% to 1 second +_20%. Bits 0--4 select the
repeat rate from 30.0 +_20% per second (00000) to 2 _+20% per second (11111).
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3.2.1.1.7.2. Keyboard Messages
The keyboard shall send messages to the system through the keyboard controller as
described in Table 3.2.1.1.7.2-1. The keyboard shall acknowledge system commands by
sending the Acknowledge code (FA) to the system and then shall execute the command,
except in the case of the Echo command where the keyboard shall send back the Echo code
(EE) to the system instead of the Acknowledge code.
Table 3.2.1.1.7.2-1 Keyboard Messages to System
O0 or FF
AA
EE
F0
FA
Error
Test OK
Echo Response
Break Prefix
ACK
FC Diagnostic Failure
FE Resend
The keyboard shall send status codes to the system under the following conditions:
• At the end of the reset routine the keyboard shall send the Diagnostic OK code
(AA) or the Diagnostic Failure code (FD);
• After receiving a command the keyboard shall send an Acknowledge code (FA) or
the Resend code (FE);
• If the FIFO becomes full and one or more keycodes are received causing a buffer
overrun, the Error code (00 or FF) shall be sent after sending all the 16 codes in the
HFO;
• If conditions in the keyboard make it impossible to identify a switch closure or to
identify a key, the Error code shall be sent (00 or FF);
• The two byte keyboard ID (83, AB) shall be sent in response to the READ I1:)
command.
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3.2.1.i. Keyboard
The keyboard assembly shall consist of an alphanumeric American Standard 82 key
'QWERTY' style keyboard with function keys, screen/cursor control keys and four
keyboard status indicators. The keyboard shall support the IBM-PC AT type 101-key
keyboard functions. Figure 3.2.1.1-1 shows the overall view of the keyboard.
F2 IF3
s_,@_ #
2 _3
I --I° JI lI'
[_6_ °_;_°_ _6°1
LOCK LOCK LOCK LOCKJ
F4 F5 F6 F7 F8 F9 FIO Fll F12 _lns II Del 1
1[° l[:](m
Figure 3.2.1.1-1 Keyboard
The keys shall repeat, after a short delay, when they are pressed and held down.
The keyboard electronics shall be capable of supporting 82 keys with minimum 3-key
rollover and shall support, as a minimum, the following functions:
• Reset the keyboard microcontroUer and initialize variables upon power up or
software reset.
• Scan the keyboard for key status changes.
• Transmit any available data or status (if enabled by the system).
• Receive, acknowledge, and execute commands from the system.
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3.2.1.1.1. Keyboard Reset
The keyboard shall execute the reset routine for initial power on, and thereafter upon a
software Reset command (FF) from the system. The reset routine shall fast initialize the
keyboard by initializing the FIFO (First-In-First-Out data buffer), clearing the key status,
resetting the counters, and enabling the key click (unless it was disabled and it is a software
reset).
The reset routine shall then test the RAM and perform a ROM CHECKSUM. If all tests
pass, the reset routine shall then send a Diagnostic OK code (AA) to the system. If one of
the tests failed, a Diagnostic Failure code (FC) shall be sent to the system.
3.2.1.1.2. Keyboard Modes
The keyboard shall have four different modes. There shall be two "Normal" modes and
two "Pad Lock" modes, each with an associated function key (Fn) promotion. Fn
Promotion is achieved by holding down the Fn key while pressing another key. The four
modes are described in Table 3.2.1.1.2-1.
Table 3.2.1.1.2-1 Keyboard Modes
Normal Mode -- Pad Lock Off
Normal Mode m Fn Promotion
Pad Lock Mode -- Pad Lock On
Pad Lock Mode -- Fn Promotion (Back to Normal Mode)
3.2.1.1.3. Keyboard Scan
The keyboard shall be continuously scanned to detect key changes, unless keyboard
scanning is disabled by a Default Disable (F5) command from the system. If there is a
change detected after a rebounding delay, or if the last key pressed is still down after a
repeat delay, the code for that key change shall be sent to the keyboard controller in the
computer.
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3.2.1.1.8. Multipurpose Keys
The 82-key keyboard shall support the entire IBM-PC AT 101-key function set by wav of
key press combinations and/or various keyboard modes.
The various functions for each key are indicated by color coded symbols on top or on the
front of the key. The character or action that a specific key enters, shall be determined by
the combination of the character key and either the FN key, or the SHIFT key, and by the
operating mode of the keyboard as described in Section 3.2. i. 1.2.
3.2.1.3. Status Indicators
The APW II Keyboard Assembly shall have four status indicators that shall illuminate to
show positive functioning of the respective keyboard status. The state of the status
indicators shall be unambiguous when viewed in direct sunlight. The indicators and their
functions are described in Table 3.2.1.3-1 and in Section 3.2.1.1.7.1. Figure 3.2.1.1-1
shows the approximate location of the status indicators located above the F9, F10, F1 I, and
F 12 function keys on the top row of keys.
Table 3.2.1.3-1 Status Indicators
Status Indicator Function
f
NUM LOCK Number Key Function Lock
i CAPS LOCK Caps Key Lock
i SCROLL LOCK Scroll Key Function Lock
I
i PAD LOCK Pad Key Function Lock
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3.2.2. Performance Characteristics
The keyboard shall meet the mechanical performance test conditions described in Table
3.2.2-1.
Table 3.2.2-1 Mechanical Performance Test Conditions
Item Test Conditions Requirements
70 +_25 gActuating
Force
Travel
Stop Strength
Stem
Strength
Tactility
Peak Load
Crew Ap-
plied Loads
Placing the key such that the direction is vertical
and then gradually increasing the load applied to
the center of the stem, the maximum load required
for the stem to come to a stop shall be measured.
Placing the key such that the direction is vertical
and then applying a static load twice the actuating
force to the center of the stem, the travel distance
for the stem to come to a stop shall be measured.
Placing the key such that the direction is vertical, a
static load of 5 kg shall be applied in the direction
of stem operation for a period of 60 seconds.
Placing the key such that the direction is vertical,
the maximum force to withstand a pull applied
opposite to the direction of stem operation shall be
measured.
The center of the stem shall be struck lightly at a
rate encountered in normal use (3 to 4 operations
per second)
Placing the key such that the direction is vertical
and then gradually increasing the load applied to
the center of the stem, the maximum load required
for the key to make shall be measured.
The keyboard shall withstand crew loads of 57 kg
from any direction distributed over an area of one
square foot without failure.
2.3+.5 mm
There shall be no
sign of damage
mechanically or
electrically
2.5 kg
Free of noticeable
binding
55 +15 g
57 kg
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3.2.3. Electrical Characteristics
3.2.3.1. Power Requirements
The APW II Keyboard Assembly shall comply with the voltage and current specified in
Table 3.2.3.1-1. Decoupling capacitors shall be provided within the keyboard electronics.
Table 3.2.3.1-1 Keyboard Power Requirements
Voltage Current
+5 VDC +_10% 300 mA Max.
3.2.3.1.1. Part Number 65442-1
Power for APW II Keyboard Assembly Part Number 65442-1 shall be provided through
pin contact 4 of the cixcuit board header connector, with logic ground on pin contact 3. See
Section 3.2.3.6.1.
3.2.3.2. Interface Logic Levels
Logic levels at the interface connector shall conform to standard 5V 'ITL or CMOS voltage
levels.
The clock and data lines shall be driven by buffers with 2 kf2 pull-up resistors and 47 pF
capacitors to ground.
3.2.3.3. Key Contacts
The key contacts shall conform to the specifications in Table 3.2.3.3-1.
Table 3.2.3.3-1 Key Contact Specifications
Type of actuation Momentary
Contact Arrangement Single pole single throw
Contact Minimum Ratings 12 VDC @ 5 mA
3.2.3.4. Interface
The keyboard shall operate with standard IBM-PC type computers and shall communicate
using the keyboard serial data interface.
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3.2.3.5. Status Indicators
The APW II Keyboard Assembly status indicators shall be driven by the keyboard and
shall not require an additional external source of power,
3.2.3.6. Interface Connector
3.2.3.6.I. Part Number 65442-I
The APW II Keyboard Assembly Part Number 65442-1 interface shall be a Molex 5268-
NA Series 6-pin right angle fully shrouded header connector, and shall be mounted on the
circuit board approximately as shown in Figure 3.2.4.1-I. The contact assignments for the
connector shall be as described in Table 3.2.3.6.1-1.
Table 3.2.3.6.1-1 Connector Contact Assignments (65442-1)
Position Function
1 KEYBOARD CLOCK
2 KEYBOARD DATA
3 KEYBOARD LOGIC GND
4 KEYBOARD- +5V DC
5 N/C
KEYBOARD CHASSIS GND
MOLEX 5268-NA
f (MATE 5264-N)
b d
PIN 1 _ -"
Figure 3.2.3.6.1-1 Connector Configuration (65442-1)
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3.2.4. Mechanical Characteristics
3.2.4.1. Dimensions
The APW II Keyboard Assembly shall comply with the dimensions as shown in Figure
3.2.4.1-1 for Part Number 65442-1.
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3.2.4.2. Weight
The APW II Keyboard Assembly, including cable and connector, shall not exceed 2.0 lb.
(9O7 g).
3.2.4.3. Keytop Legends
The APW II Keyboard Assembly keytop legends shall be double shot molded,
sublimation printed, or by other equivalent durable manufacturing technique.
3.2.4.4. Marking
The APW II Keyboard Assembly shall be clearly marked with the information in Table
3.2.4.4-1 in the location shown in Figure 3.2.4.1-1. The vendor's identification and
identifying number may also be included.
Table 3.2.4.4-1 Marking
54779 SOCN 65442 (applicable dash number)
Serialization Number
32.45. Keycap Color
The keycaps of the APW II Keyboard Assembly shall be off white in color. The legends
shall be black for the key primary function and blue for secondary functions (such as in
padlock mode). The vendor shall submit sample keys with legends of both colors to SAI
Technology for approval.
3.2.5. Documentation
Existing standard commercial documentation shall be provided. This documentation shall,
as a minimum, describe the hardware, interfaces, capabilities and specifications and
provide the user with installation, set-up, interfacing, and diagnostic guidelines.
Source Control Document - APW II Keyboard Assembly Page 27
SAITECHNOLOGY
SOURCE CONTROL NUMBER 6S442
REV. -
3.2.6. Reliability
The APW II Keyboard Assembly shall have a predicted mean-time-between-failures
(MTBF) of no less than 12,000 hours. These MTBF figures are predicted on the basis of
component failure rates per MIL-HDBK-217E Notice 1 assuming the following
conditions:
• Ambient (free air) temperature 25°C.
• Ground Fixed Environment.
3.2.7. Maintainability
The APW II Keyboard Assembly shall have no user-maintainable components.
3.2.8. Environmental Conditions
The APW II Keyboard Assembly shall perform within specified limits subsequent to
exposure to the environmental conditions specified in the following paragraphs. These
environmental conditions shall use MIL-STD-810E procedures, or equivalent, as limited
herein.
Table 3.2.8-I Ambient Temperatures
i Operating Non--Operating
0 to +65 °C (+32 to +149 °F)
-25 to +75 °C (-13 to +167 °F)
3.2.8.1. Operating Temperature
The APW II Keyboard Assembly shall be capable of continuous operation over an ambi-
ent air temperature range as shown in Table 3.2.8-1. The APW II Keyboard Assembly
shall not require external cooling or heating other than natural convection for continuous
operation.
3.2.8.2. Non-Operating Temperature
The APW II Keyboard Assembly shall be designed so that it will not be damaged nor will
the operational performance be degraded when restored to the operating temperature range
after exposure for a 72 hour period in a non-operating ambient temperature range as shown
in Table 3.2.8--1.
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3.2.8.3. Temperature Shock
The APW II Keyboard Assembly shall operate without degradation of specified perfor-
mance after being subjected to variations in temperature in the non-operating mode as
shown in table 3.2.8.3-1.
Table 3.2.8.3-1 Temperature Shock
I +49 to -25 °C (+120 to-13 °F) in a 10 minute interval
3.2.8.4. Operating Humidity
The APW II Keyboard Assembly shall be designed so that it shall operate during and after
exposure to humid conditions, including conditions where condensation occurs, as shown
in Table 3.2.8.4-1.
Table 3.2.8.4-1 Relative Humidity
j Operating Non--Operating
I0 to95 % 5 to95 %
3.2.8.5. Non-Operating Humidity
The APW H Keyboard Assembly shall be designed so that it will survive exposure to
humid conditions, including conditions where condensation occurs, as shown in Table
3.2.8.4-1.
3.2.8.6. Altitude
The APW H Keyboard Assembly shall operate without degradation of specified perfor-
mance at altitudes from sea level to 30,000 feet.
3.2.8.7. Fungus
The APW H Keyboard Assembly shall not contain exposed fungus nutrient materials.
Only inherently fungus inert materials shall be used in the APW II Keyboard Assembly.
The APW II Keyboard Assembly shah not support fungus growth. Table 3.2.8.7-1
summarizes the susceptibility of materials.
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Table 3.2.8.7-1 Fungi Susceptibility of Materials
(from MIL-STD--454K Table 4=I)
GROUP I
! (Fungus-inert in all modified states and grades)
Acry l ics Polyamide 1
Acrylonitrile-styrene Polycaxbonate
Acryionitrile-vinyl-chloride copolymer Polyester-glass fiber laminates
Asbestos Polyethylene, high density (>.94)
Ceramics Polyethylene terephthalate
Chlorinated polyether Polyimide
Hourinated ethylenepropylene copolymer Polymonochlorotrifluoroethylene
(FEP)
G lass Polypropylene
Metals Polystyrene
Mica Polysulfone
Plastic laminates:
Silicone-glass fiber
Phenolic-nylon fiber
Polytetrafluoroethylene
Polyvinylidene chloride
Silicone resin
Diallyi phthalate Siloxane-polyolefin polymer
Polyacrylonitrile Siloxane-polystyrene
GROUP II
(Not fungus-resistant in all grades;
fungus resistance shall be established by test)
ABS Polydiclorostyrene
Acetal resins Polyethylene, low and medium density (.94
and below)
Cellulose acetate Polymethyl methacrylate
Cellulose acetate butyrate Polyurethane (the ester types are particularly
susceptible)
Epoxy glass fiber laminates Polyricinoleates
Epoxy resin Polyvinyl chloride
!Lubricants Polyvinyl chloride acetate
I Melanine- formaldehy de Polyvinyl fluoride IOrganic polysulphides Rubbers, natural and synthetic
Phenol-formaldehyde Urea formaldehyde
I Literature shows that under certain conditions polyamides may be attacked by selective micro-
organisms. However, for military applications they are considered Group I.
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32.8.8. Dust Seal
The APW II Keyboard Assembly be sea.led against dust and shall operate without degrada-
tion of specified performance after being subjected to a dust filled environment.
3.2.8.9. Vibration
Any integrated circuit devices which are installed in sockets on the APW II Keyboard
Assembly shall be equipped with a positive-retention mechanism such as a latch, strap, or
similar device.
The APW II Keyboard Assembly shall be able to withstand, at a minimum, a random
vibrational force over a frequency range of 20 to 2000 Hz in the operating and non-
operating modes as described in Table 3.2.8.9-1.
Table 3.2.8.9.1 Vibration
Frequency Force
20 Hz .02 G2/Hz
20-80 Hz +3 dB/octave
80-500 Hz .08 G2/Hz
500-2000 Hz -3 dB/octave
3.2.8.10. Shock
The APW II Keyboard Assembly shall be able to withstand a shock for a period of 11 ms,
1/2 sine-wave pulse, in the operating and non-operating modes as described in Table
3.2.8.10-1.
Table 3.2.8.10-1 Shock
Operating Non-Operating
40 G 40 G
32.8.11. Orientation
The APW II Keyboard Assembly shall be capable of being operated in any orientation.
3.2.8.12. Explosive Atmosphere
The APW II Keyboard Assembly shall not cause ignition of any ambient explosive
gaseous mixture with air when operating in such an atmosphere.
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3.2.9. Transportability
The APW [I Keyboard Assembly shall be shipped in a shock resistant container suitable
for standard common-carrier transportation.
3.3. Design and Construction
The detailed design and construction of the APW II Keyboard Assembly shall meet the
environmental, electrical and mechanical criteria established in Section 3.2.
3.3.1. Materials, Processes and Parts
Parts, materials, and processes shall be specified as appropriate to obtain the desired
electrical, mechanical, environmental and reliability characteristics of this source control
document. Materials used in the construction of the APW II Keyboard Assembly which
are not covered by applicable specifications shall be of the best commercial quality.
Processes and treatments (welding, soldering, brazing and corrosion-resistance protection)
of the APW II Keyboard Assembly shall be in accordance with best commercial practice.
3.3.1.1. Finish
The keyboard mounting panel shall be black anodized per MIL-A-8625, Type II, Class I
on the front side and shall be chem film treated per MIL-C-5541 Class 3, yellow on the
back side. (See Figures 3.2.4.1-1 and 3.2.4.1-2).
3.3.1.2. Conformal Coating
All printed wiring boards that make up the APW II Keyboard Assembly shall be
conformal coated using Dow Coming 3140 RTV silicone rubber coating per MIL-A-
46146 Type II. If required, key contact areas may be free of conformal coating.
3.3.2. Electromagnetic Radiation (EMI)
The APW II Keyboard Assembly shall meet the requirements of FCC Part 15, Subpart J,
Class B for radiated emissions when properly installed as a component of the
LS LE/Microcomputer-2.
3.3.3. Identification and Marking
The APW II Keyboard Assembly shall be marked in accordance with best commercial
standard practice, and shall show the information in Section 3.2.4.4, in accordance with
MIL-STD-130.
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3.3.4. Workmanship
Workmanship in the fabrication and assembly of the APW II Keyboard Assembly shall
comply with best commercial standard practice. The fabrication shall be processed in such
a manner as to be uniform in quality and shall be free from defects that would affect life,
serviceability, and appearance.
3.3.5. lnterchangeability
All parts having the same part number shall be functionally and dimensionally
interchangeable.
3.3.6. Human Performance and Human Engineering
Human engineering design criteria and principles shall be applied in the design of the APW
II Keyboard Assembly so as to achieve safe, reliable and effective performance by
operator, maintenance and control personnel and to optimize personnel skill requirements
and training time. The APW II Keyboard Assembly shall be designed to insure maximum
efficiency, ease of use, operator safety and minimum degradation and variability in system
performance.
3.3.7. Product Change
Vendor shall notify SAI Technology in writing prior to the implementation of any change
to the product under this source control document which would affect performance,
quality, reliability, size, weight, or interchangeability of parts.
SAI Technology must issue written approval prior to the implementation of these changes.
A SAI Technology representative's signature must appear on the original change request
form and be part of the permanent record.
3.3.8. Standards of Manufacture
The manufacture of the APW II Keyboard Assembly shall comply with best commercial
standard practice.
3.4. Acceptance Testing
Each APW II Keyboard Assembly shall be subjected by the vendor to a 24 hour burn-in at
a minimum temperature of 20°C. The vendor shall certify compliance to this source
control document for all assemblies after this burn-in period.
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3.5. Approved Source(s) of Supply
Only the item(s) described by this document when procured from the vendor(s) listed in
Table 3.5--1 is approved for use in the application specified hereon. A substitute item shall
not be used without prior approval by SAIT.
Identification of the approved source(s) of supply hereon is not to be construed as a
guarantee of present or continued availability as a source of supply for the item(s).
Table 3.5-1 Approved Source(s) of Supply
Dash
Number
-1
Manufacturer
Part Number
TBD
Manufacturer
Hex-Key Corporation
Emerson Ave.
Gloucester, MA 01930
(508) 281-2040
4. QUALITY ASSURANCE PROVISIONS
4.1. General
All deliverable items shall be inspected and tested according to best commercial practice,
and in accordance with the acceptance criteria of paragraph 3.4. herein.
4.2. Responsibility for Inspection
Unless otherwise specified in the contract, purchase order, or this source control document,
the manufacturer is responsible for the performance of all inspection requirements to insure
compliance with this source control document. Except as otherwise specified, the man-
ufacturer may utilize its own facilities or any commercial laboratory.
4.2.1. Special Tests and Examinations
4.2.1.1. Altitude
The APW II Keyboard Assembly shall be subjected to the altitude test specified in MIL-
STD-810E, Method 500.3, Procedure II at 30,000 feet, or an equivalent procedure to
demonstrate the required performance. Specific requirements are contained in Section
3.2.8.6.
Page 34 Source Control Document - APW II Keyboard Assembly
'SAI TECHNOLOGY
SOURCE CONTROL NUMBER 65442
REV. -
4.2.1.2. Temperature
The APW II Keyboard Assembly shall be subjected to the temperature test specified in
MIL-STD-810E, Method 501.3, Procedures I and II, and Method 502.3, Procedures I and
II, or equivalent procedures to demonstrate the required performance. Specific
requirements are contained in sections 3.2.8.1 and 3.2.8.2.
4.2.13. Temperature Shock
The APW lI Keyboard Assembly shall be subjected to the temperature shock test specified
in MIL-STD-810E, Method 503.3, Section II-3, or an equivalent procedure to demonstrate
the required performance. Specific requirements are contained in Section 3.2.8.3.
4.2.1.4. Fungus
The APW II Keyboard Assembly shall be subjected to analysis to verify the requirements
of Section 3.2.8.7. are met.
4.2.1.5. Vibration
The APW II Keyboard Assembly shall be subjected to the vibration test specified in MIL-
STD-810E, Method 514.4, Procedure I, or an equivalent procedure to demonstrate the
required performance. Specific requ'u'ements are contained in section 3.2.8.9.
4.2.1.6. Shock
The APW II Keyboard Assembly shall be subjected to the shock test specified in MIL-
STD-810E, Method 516.4, Procedures IV and VI, or an equivalent procedure to
demonstrate the required performance. Specific requirements are contained in section
3.2.8.10.
4.2. I. 7. Orientation
The APW II Keyboard Assembly shall operate when oriented in any axis. Specific re-
quirements are contained in Section 3.2.8. I 1.
4.2.1.8. Explosive Atmosphere
The APW II Keyboard Assembly shall be subjected to analysis to verify the requirements
of Section 3.2.8.12. are met.
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4.3. Analysis
The vendor shall demonstrate by analysis that all requirements of this source control
document are met. The analysis must demonstrate, in particular, that the expected service
life will be met under the stated parameters and conditions.
4.4. Right of Inspection
SAI Technology shall have access to all test equipment or facilities for performance of
acceptance inspections at no cost to SAI Technology. Inspections will be limited to those
activities that are specific and required to manufacture and test the APW II Keyboard
Assembly.
5. PREPARATION FOR DELIVERY
Packaging shall be to best commercial practice.
NOTES
APPENDIX A - List of Acronyms and Abbreviations
dB Decibel
FIFO First-In-First-Out (data buffer)
g gram
Hz Hertz
kg kilogram
kf_ kilohm
lb. pounds
m m millimeter
ms millisecond
MTBF Mean Time Between Failures
Mf2 Megohm
N/C No Connection
P/N Part Number
pF picofarad
PTFE Polytetrafluoroethylene
°C Degrees Celsius
° F Degrees Fahrenheit
f2 Ohm
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APPENDIX 5
THERMAL, EMI TEST RESULTS
Thermal Survey Data Test Results
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EMI Test Results
EMI TESTS - APW II
TEST DATE: 5/23/95
TEST OPERATORS: SAIC: TIM GIORGETTA
TELEDYNE-RYAN: EVERETT
UNIT UNDER TEST (UUT) : WNE WITH BATTERY MODULE, DISPLAY
MODULE, AND KEYBOARD MODULE
INSTALLED.
RE02 UUT SCAN 1:
The purpose of this scan was to establish a baseline characterization of the UUT.
Noticeable outages were between 4MHZ and 400MHZ HORIZONTAL
and VERTICAL polarization. NASA specification (MSFC 521B) was penciled in
above the MIL-STD-461 limits. Based on scan l's results it was decided to
"SNIFF" the UUT to determine the major radiated emissions sources.
See ATTACHMENTS - PLOT TIME: 09:35 on 05:23:95.
SNIFFER:
2-25MHZ RANGE
Display - lower left comer
0.59MHZ spikes and 2.07MHZ spikes
Floppy Disk Drive Opening
0.59MHZ spikes
Battery Cable - charging from DC
0.59MHZ spikes at end of spectrum
Battery Cable - UUT power from battery
0.59MHZ spikes
25-100MHZ
Battery Cable - charging from DC
1MHZ spikes
Display - lower left comer
6.16MHZ spikes and 2.03 MHz spikes
100MHz - 200MHZ
Display - lower left comer
6.14MHZ spikes
Battery Cable - charging from DC
little noise
200MHZ - 400 MHz
Display - lower left comer
24.57MHZ spikes and 6.14MHZ spikes
See ATTACHMENTS FOR VARIOUS RANGES AND LOCATIONS.
RE02 HP OMNI BOOK:
Out in lower frequency ranges (14KHZ to 2MHZ).
See ATTACHMENTS - PLOT TIME: 12:08 on 05:23:95.
RE02 UUT SCAN 2:
From "SNIFFER" data it was determined the the display opening was the largest
contributor of radiated noise. This scan was taken with the display opening sealed
off with a grounded sheet of aluminum foil. The results were greatly improved.
Improved HORIZONTAL polorization reading except for one signal at
approximately 14MHZ. This scan indicates that most of the radiated noise is
coming out of the display window frame; lower left comer. A noticable amount of
noise was still visible in the VERTICAL polarization.
See ATTACHMENTS - PLOT TIME: 13:21 on 05:23:95
RE02 UUT SCAN 3:
This last scan is the same as scan 2 except the battery has been removed from the
system. It appeared from "SNIFFING" the UUT that the second major noise
contributor was the battery cable. This plot is slightly better than the previous
one, indicating that the battery module/cable is adding a small amount of noise to
the system. The only remaining outage in this configuration is a 185MHZ signal in
the VERTICAL polarization. It's source to be determined with future testing.
See ATTACHMENTS - PLOT TIME: 14:20 on 05:23:95
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APPENDIX 6
POWER SUPPLY TEST RESULTS
POWER TESTS - WNE
TEST DATE:
TEST OPERATOR:
UNIT UNDER TEST (UUT) :
6/1/95
TIM GIORGETTA
APW II WITH PROXIM WIRELESS, BATTERY
MODULE, DISPLAY MODULE, AND
KEYBOARD MODULE.
POWER CONSUMPTION IN WORKING MODE
PURPOSE: To determine the working mode power consumption for the three
operating voltages: 23 VDC, 28 VDC, and 32 VDC.
RESULTS:
V = 23.00 VDC
I = 2.40 ADC
P = (23.00V * 2.40A) = 55.20 W
V = 28.00 VDC
I = 1.97 ADC
P = (28.00V * 1.97A) = 55.16 W
V = 32.00 VDC
I = 1.72 ADC
P = (32.00V * 1.72A) = 55.04 W
TEST EQUIPMENT:
UUT:
Serial Number: 001
FLUKE Multimeter:
Model Number: 87
Serial Number: 5444058
Hewlett-Packard Power Supply:
Model Number: 6274B
Serial Number: 3222A-11185
TEST DESCRIPTION:
Test configuration per attachment 1. Current measured on primary low
side. Voltage measured at UUT. Power calculated from voltage and
current readings.
STARTUP CURRENT - AMPLITUDE AND DURATION
PURPOSE:
the three operating voltages:
TEST EQUIPMENT:
UUT:
Serial Number: 001
FLUKE Multimeter:
Model Number: 87
Serial Number: 54440548
Hewlett-Packard Power Supply:
Model Number: 6274B
Serial Number:
Tektronix Current Probe:
Model Number:
Serial Number:
TEKTRONIX Oscilloscope:
Model Number:
Serial Number:
TEST DESCRIPTION:
To determine the startup currents maximum amplitude and pulse width for
23 VDC, 28 VDC, and 32 VDC.
3222A-11185
TM501A
B012595
TDS 540
B024348
Test configuration per attachment 2. Current is measured from primary
low side with current probe. Voltage measured at UUT input. •
RESULTS: SEE ATTACHMENTS 5-10 FOP. PLOTS
V = 23.00 VDC
IpE_ = 13.36 ADC
= (53.20mV) * (1DIV/10mV) * (5A/DIV)
tDURATION = 289 us
V = 28.00 VDC
Ip_AK = 23.10 ADC
= (46.20mV) * (1DIV/10mV) * (5A/DIV)
tDURArtON= 297 US
V = 32.00 VDC
Ip_AK = 26.60 ADC
= (66.80mV) * (1DIW10mV) * (2A/DIV)
tDVRA_ON= 281 US
2
ELECTRICAL INSULATION STRENGTH TEST
PURPOSE: To determine the insulation strength between primary high side and chassis
ground and also between primary low side and chassis ground.
TEST EQUIPMENT:
UUT:
Serial Number:
FLUKE Multimeter:
Model Number:
Serial Number:
TEST DESCRIPTION:
RESULTS:
001
87
54440548
Test configuration per attachment 3. Primary high side measured with
DMM+ to VA and DMMcoM to Vc (chassis GND). Primary low side
measured with DMMcoM to VB and DMM+ to Vc (chassis GND).
VA TO Vc > 20 MOHM
VB TO Vc > 20 MOHM
ELECTRICAL INSULATION RESISTANCE AND BREAKDOWN
TEST
PURPOSE: To determine the amount of leakage current when +100 VDC and -100
VDC are applied between the primary high side and chassis ground and
between the primary low side and chassis ground.
RESULTS:
+ 100 VDC APPLIED
VA TO Vc
ILE_,OE = 0000mA
VBTO Vc
ILEAKAGE= 0000mA
- 100 VDC APPLIED
VA TO Vc
ILEAKAGE= 0000mA
VBTO Vc
ILEAKAGE= 0000mA
TEST EQUIPMENT:
UUT:
Serial Number: 001
FLUKE Multimeter:
Model Number: 87
Serial Number: 54440548
Hewlett-Packard Power Supply:
Model Number: 6274B
Serial Number: 3222A-11185
Hewlett-Packard Power Supply:
Model Number: 6274B
Serial Number: 3035A-11015
TEST DESCRIPTION:
Test configuration per attachment 4. Apply +100 VDC between VA and
Vc and also between Va and Vc. Apply -100 VDC between VA and Vc
and also between VB and Vc. Measure leakage current in all four cases.
ATTACHMENT 1
Electrical Power Test Configuration
ATTACttMENT 2
Startup Current Test Configuration
ATTACHMENT 3
Electrical Isolation Test Configuration
ATTACHMENT 4
Electrical Breakdown Test Configuration
ATTACHMENT 5
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PEAK STARTUP CURRENT @ V=32.00VDC
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ATTACHNVIENT 10
PULSE WIDTH @ V=32.00VDC
PROBE SETTINGS: (2A/DIV) * (1DIV/10mV) = 0.2A/DIV
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CONFORMAL COAT RESULTS
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SNB CONFORMAL COAT PROCESS
Date: 5/26/95
Subject: Dis-assembly of NASA Ames GFE (Subnotebook: Hewlett Packard Omnibook
600C, S/N US50700339)
The following lists the steps taken to dis-assemble the Subnotebook (SNB).
1. Removed all peripheral devices from the SNB.
• Floppy Drive
• Hard Drive
• PCMCIA Card Bracket
• Battery Pack
• Rear I/O Cover Plate
2. Removed visible screws from bottom of SNB
3. Removed Rubber foot pads and then removed screws which were underneath.
4. Ejected mouse and removed screw located on inside of mouse cavity.
5. At this point the bottom half of SNB can be separated from the display housing (top half
of SNB).
Caution: there are several cable connections (3) preventing the bottom half from being
completely disconnected from the top half.
6. Disconnected the three connectors (the two near the front end of SNB. The third
connector is the display connector near the rear right of SNB). Removed the screw attached
to the lug. This is part of the display coonector. The next step should be to remove the
hinge plate. If not careful the hinge plate will fall out and re-assembly will be more difficult
(see step 7).
7. The hinge plate fell out of the assembly. It was undetermined as to how it was
assembled. There was a spring mechanism which also fell out. This made the re-assembly
difficult because the assembler was unable to recall how this particular assembly was
assembled.
8. Once steps 1 through 7 are complete, the bottom half of the unit can be completely
detached from the rest of the unit.
9. The circuit board is mounted in the bottom half and is secured by mounting screws.
10. Removed all the mounting screws holding in the circuit board.
11. Removed all the ribbon cables which were attached to the circuit board.
12. Removed the studs from the I/O connector panel (the three connectors looking at rear of
unit left to right)
13. Removed I/O panel from bottom housing.
14.RemovedCircuit board from bottom housing.
15. Board was sent to SAIC Conformal Coat process room for conformal coating.
16. In addition to conformal coating the SNB, SAIC was requested to dis-assemble the
display housing and evaluate the display and also analyze the SNB circuit board battery
design etc.
After examination of the display housing, it was determined that dis-assembly would be
destructive to the housing. NASA Ames was notified of this and agreed to not dis-
assemble the display housing.
SAIC did attempt to evaluate the battery design. Without schematics, or a parts list, it was
difficult to make any conclusions. SAIC was able to identify what appeared to be three
batteries rated at 5.5 volts each. Identification of the manufacture name and part number
was difficult. The nomenclature located on the batteries was small and indiscernible.
17. The circuit board was returned from conformal coating.
18. Re-assembly consisted of performing the dis-assembly steps in reverse order.
19. After the unit was completely re-assembled it was powered on to verify operation.
SAIC confirmed SNB operation to be satifactory.
FINAL REPORT- September 25, 1995
APPENDIX 8
ACCEPTANCE TEST PROCEDURE
SAIC - Acceptance Test Procedure APW II
APW II ACCEPTANCE TEST PROCEDURE/RESULTS
Page 1
SAIC - Acceptance Test Procedure APW II
1. EQUIPMENT REQUIRED
1.1 This ATP verifies the operation of the four major modules in the APW II
computer. Table 1 defines the APW I1 hardware to be tested.
Table 1
Item
Server Module
Display Module
Keyboard Module
Battery Module
Battery Cable
Display Cable
Keyboard Cable
External Power
Supply
Model/Part Number
65460-1
65430-1
65410-1
65420-1
65407-1
65405-1
65406-1
50362-1
Description
Includes CPU, Power supply, 32 MB
RAM, Floppy Drive, Dual PCMCIA
Sockets, Removable Hard Drive, SCSI
Port, Etehrnet Port, NTSC Port, SVGA
Port, TrackbaU and Keyboard Ports, RS232
and RS422 Ports, and Parallel Port
1.2
1.2.1
1.2.2
TEST SET-UP
Ensure all equipment power switches are OFF.
Enter Part Number and Serial Number of the UUT, and the date on the
Acceptance Test Record here. Signature to be added after completion of
testing.
Part Number
Serial Number
Date:
Test Technician:
Signature Date
Page 2
SAIC - Acceptance Test Procedure APW II
1.2.3 The following diagram illustrates the test setup for the APW II ATP test:
+28v
DC
POWER
BATTERY
MODULE
65420-1
Battery
65407-1
APW II
65460-1 KeyboardCable
65406-1
DISPLAY
MODULE
65430-1
Cable
65405-1
KEYBOARD
MODULE
65410-1
Test Set-Up
1.3
1.3.1
1.3.2
1.3.3
START TEST
Power On APW II
Press F5 key when "starting MS-DOS Prompt." This will bypass system
setup and free-up the necessary memory to run Checklt.
After system completes boot-up, run DIAG out of the Checklt directory.
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SAIC - AcceptanceTestProcedur_APW II
CPU AND CORE LOGIC TEST
The following selected tests from Touchstone Checklt v3.0 diagnostics were used
in verifying the functions of the CPU and core logic, real time clock, keyboard,
mouse and memory.
Table 2 System Board Test Results
Pass/Fail
CPU General Functions
CPU Interrupt Bug
CPU 32-bit Multiply (80386 and above)
CPU Protected Mode (80286 and above)
NPU Arithmetic Functions
NPU Trigonometric Functions
NPU Comparison Functions
DMA Controller(s)
Interrupt Controller(s)
Table 3 Real-Time Clock Test Results
Pass/Fail
Compare Real-Time Clock time to DOS
time.
Compare Real-Time Clock date to DOS
date.
Test Real-Time Clock alarm.
Compare Elapsed Time.
Table 4 Keyboard Test Results
Pass/Fail
Press Each Key
Typeamatic Repeat Test
Keyboard Lights Test
Page4
SAIC - AcceptanceTestProcedureAPW II
2.2
2.3
The mousetestis optional. If decideto run this test,themousedriver provided
with themousemustbeinstalledprior to conductingthis test.
Table 5 Mouse Test Results
Pass/Fail
Press each mouse button.
Move mouse to screen top.
Move mouse to screen bottom.
Move mouse to screen left.
Move mouse to screen right.
The following Touchstone CheckIt v3.0 diagnostics and functional tests validate the
memory. Note: CheckIt will only test the fh'st 16MB.
Table 6 Memory Test Results
Pass/Fail
Program Buffers.
Base memory.
Extended memory.
Expanded memory.
High address lines.
Not tested
IDE INTERFACE TEST
The following Touchstone CheckIt v3.0 diagnostics and functional tests validate the
IDE interface.
Table 7 IDE Hard Disk Diagnostic Test Results
Pass/Fail
Controller Diags
Linear Read
Butterfly Read
Random Read
Page 5
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FLOPPY DRIVE INTERFACE TEST
The following Touchstone Checklt v3.0 diagnostics and functional tests validate the
floppy drive interface.
Table 8 Floppy Diskette Drive Diagnostic Test Results
Pass/Fail
Insert Disk
Random Read
Random Write
SERIAL PORTS (RS232 and RS422) TEST
The following Touchstone Cheekit v3.0 diagnostics validate the serial ports. The
results of the modem control and modem status for both COMM ports will be
FAILED. This is not considered a failure of the test.
Table 9 RS232 Serial Port Diagnostic Test Results
Pass/Fail
Describe serial port.
Test data register.
Test interrupt enable.
Test interrupt id.
Test line control.
Test modem control.
Test line status.
Test modem status.
Test different baud rates.
Table 10 RS422 Serial Port Diagnostic Test Results
Pass/Fail
Describe serial port.
Test data register.
Test interrupt enable.
Test interrupt id.
Test line control.
Test modem control.
Test line status.
Test modem status.
Test different baud rates.
Page 6
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PARALLEL PORT TEST"
The following Touchstone Checkit v3.0 diagnostics validate the parallel port.
connect a printer or use a parallel loopback connector.
Table 11 Parallel Port Diagnostic Test Results
Pass/Fail
Describe serial port.
Test data register.
Test interrupt enable.
Test interrupt id.
Must
7.2
SVGA CRT INTERFACE TEST
The following Touchstone Checkit v3.0 diagnostics and functional ports validate
the SVGA interface. Note: This test is optional.
Table 12 RAM Video Diagnostic Test Results
Pass/Fail
Video MemoryVideo Page Test (8 Pages)
VIDEO TEXT TESTS
Table 13 Character Set Video Diagnostic Test Results
Pass/Fail
Mode 00h (CGA)
Mode 01h (CGA)
Mode 07h (MDA)
Mode 02h (CGA)
Mode 03h (CGA)
Table 14 Character Attribute Video Diagnostic Test Results
Pass/Fail
Mode 00h (CGA)
Mode 01 h (CGA)
Mode 07h (MDA)
Mode 02h (CGA)
Mode 03h (CGA)
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Table15 CharacterColorVideoDiagnosticTestResults
Pass/Fail
I Mode03h (CGA)
7.3 VIDEO GRAPHICSTEST
Table16 GraphicsGridVideoDiagnosticTestResults
Pass/Fail
Mode04h (CGA)
Mode05h (CGA)
Mode 0Dh (EGA COLOR)
Mode 13h(MCGA)
Mode06h (CGA)
Mode0Eh (EGA COLOR)
Mode 0Fh (EGA MONO)
Mode 10h(EGA HIRES)
Mode 1lh (MCGA)
Mode 12h(VGA)
Table17 ColorPaletteVideoDiagnosticTestResults
Pass/Fail
Mode04h (CGA)
Mode 0Dh (EGA COLOR)
Mode 13h(MCGA)
Mode 0Eh(EGA COLOR)
Mode 10h(EGA HIRES)
Mode 12h(VGA)
Table 18
Red
Green
Blue
Color Purity Video Diagnostic Test Results
Pass/Fail
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FLAT PANEL DISPLAY TEST
The following functional tests validate the the fiat panel display interface.
Table 19 RAM Video Diagnostic Test Results
Pass/Fail
Video Memory
Video Page Test (8 Pages)
8.2 VIDEO TEXT TEST
Table 20 Character Set Video Diagnostic Test Results
Pass/Fail
Mode 00h (CGA)
Mode 01h (CGA)
Mode 07h (MDA)
Mode 02h (CGA)
Mode 03h (CGA)
Table 21 Character Attribute Video Diagnostic Test Results
Pass/Fail
Mode 00h (CGA)
Mode 01h (CGA)
Mode 07h (MDA)
Mode 02h (CGA)
Mode 03h (CGA)
Table 22 Character Color Video Diagnostic Test Results
Pass/Fail
[Mode 03h (CGA) [
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8.3 VIDEO GRAPHICS TEST
Table23 GraphicsGrid VideoDiagnosticTestResults
Pass/Fail
Mode 04h (CGA)
Mode 05h (CGA)
Mode 0Dh 0SGA COLOR)
Mode 13h (MCGA)
Mode 06h (CGA)
Mode 0Eh (EGA COLOR)
Mode 0Fh 0SGA MONO)
Mode 10h fEGA HIRES)
Mode 1 lh (MCGA)
Mode 12h (VGA)
Table 24 Color Palette Video Diagnostic Test Results
Pass/Fail
Mode 04h (CGA)
Mode 0Dh (EGA COLOR)
Mode 13h (MCGA)
Mode 0Eh (EGA COLOR)
Mode 10h (EGA HIRES)
Mode 12h (VGA)
Table 25
Red
Green
Blue
Color Purity Video Diagnostic Test Results
Pass/Fail
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ETHERNET NETWORK INTERFACE TEST
The following functional tests validate the the Ethemet network interface.
Table 26 Ethernet Network Interface Custom Diagnostics Results
Pass/Fail
Base address resister read/write
Ethemet ID test
I/O resister base address
I/O Re_ister read/write test
Chip ID Resister (low)
Internal loopback (no MENDEC) 64 byte
test
Internal loopback (no MENDEC)2 byte
RUNT test
Internal loopback (MENDEC) 12 byte
RUNT test
10.
10.1
SCSI INTERFACE TEST
The following custom diagnostics and functional tests validate the SCSI interface.
Table 27 SCSI Controller Custom Diagnostic Test Results
Pass/Fail
Base address register read/write
SCSI ID test
I/O Register base address
I/O Register read/write test
IRQ 11 test
11.
11.1
PCMCIA INTERFACE TEST
The following custom diagnostics and functional tests validate the PCMCIA
interface.
Table 28 PCMCIA Controller Custom Diagnostic Test Results
Pass/Fail
Base address register read/write
PCMCIA ID test
I/O Index base address
I/O Index register read/write
Page 1i
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12.
12.1
NTSC VIDEO INPUT TEST
The following functional tests validate the the NTSC video input.
Table 29 NTSC Video Input Custom Diagnostic Test Results
Pass/Fail
Testing PC Video analog input interface
message displayed
Phillips 7191 does not detect a video source
message displayed
Video RAM test
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SOFTWARE VALIDATION RESULTS
CAT3025 DVT/ACCEPTANCE TEST RESULTS
1. EQUIPMENT
1.1 Table 1.1 defines the hardware setup used in performing the acceptance
testing.
Item .....:
CPU
M a ke _: ;i_i_,:_ _:
DTI
,,M0del_ -:
CAT3025
Main memory IBM 1104480BA-
IDE hard disk drive DiscTec A260
SCSI hard disk drive
SCSI CDROM drive
Seagate
NEC
PCMCIA hard disk drive
ST3550N
CDR501
Pentium laptop motherboard
(2) 4MB x 36-70 SIMMs
262 MB removable hard disk
435 MB SCSI hard disk
Quad-speed SCSI
105 MB ATAMaxtor C1001YBU
PCMCIA flash Intel IMC010FLSA-20 10 MB flash card
Ethernet hub 62000125 G/Ethertwist hub nullGateway
Communications,
Inc.
Floppy diskette drive NEC FDl139H
Microsoft
3.5" floppy drive
Mouse 37967
Keyboard BTC BTC-53
CRT monitor NEC Multisync 3D
PSK-D247B-3
120D
Yahata
Citizen
Power supply
Printer
Small form factor
Serial - mouse port compatible
mouse
101-key keyboard
14 Inch SVGA monitor
5 output power with 24 V @
60 W output
9-pin dot matrix parallel port
printer
Table 1.1
CAT3025 ACCEPTANCE TEST RESULTS
2. CPU AND CORE LOGIC
2.1 The following selected tests from Touchstone Checklt v3.0
diagnostics were used in verifying several functions of the CPU and core
logic.
" _, " ,, , ,
•..C...P...U....._.e..".._..r.a!._un._O._.. . . . . .. ... .. . ............................................_a s s e _
CPU Interrupt Bug Passed
CPU 32-bit Multiply (80386 and above) Passed
....c...p.._...p.._...o.te._t._.H_...(. 8.0286__.._.._.a._:_.)......... ...............................V.._._ .........
..._u._t.._..._c...XT.u.n_o.____. .........................................................La s_d..... .......,
NPU Trigonometric Functions , Passed
NPU Comparison Functions i Passed
..p.._.Con_o!].e.r_.s..).....................................................i............ea s _
...[._.t._._p..t....C...o.n..U.o!].e..,..(.s..)..............................................!... . . .r a s _. . ...
Table 2.1
[--Com._.are Real-Time Clock time to DOS time. Passed [
................i ..............i
/ Test Real-Time Clock alarm, i Passed ....[
[ Compare Elapsed Time. " i Passed i
Table 2.2
"i_ress-Each'_-_e_y.... ..................... i..........Passed ....
"¥;;G'amati'_'G_i"%'_;....................................................i.............i_a;_/i
I_ey"";t_ard'£i_'htsTesi ...........................................................T............"i3"assed"............i
Table 2.3
Press each mouse button. Passed
Move mouse to screen top. i Passed
Move mouse to screen bottom, i Passed
"'_o_;_"m'o_';;'_o"_r_G]'i_ii--................................................i i_ ............
............................................................................... 4. ................................... ;
Move mouse to screen ri_hL i Passed i
Table 2.4
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2.2 Selected tests from Symantec Norton Diagnostics vT.0 diagnostics
were used in verifying the following functions of the CPU and core logic.
i_ " ,p ............
lot _ +Jr , " +ri ..... .., ""
_++....... _.'_+'t t.l+.t_.+-- i_? - :=:=::=:++++++E+
Bit stuck _ 0 Passed iii___i_:__ii...................................................................................[ ....i+_+s ++ed+....
Walking O's ! Passed l
i...C.h...++.ke_..................................................................................[ Pa_ I
! Inverted checkerboard J Passed I
Table 2.5
IL'x_ov+.mc_r+_,+:+o+tmJ3P.+_[_m+r,+,ne++a_Ul_'_",t "+"" i ll'IP
: : ir_+ae tt+.m LF
.M!.+.._c_..@..o... .. ....................................................................v m_..........
i.._.!.t..sm...c...k...@...t... .... . ........................................................................,P..a S._._. .. ......
., Walking l's Passed
: Walkin[+ O's Passed
i Checkerboard Passed
+"i_v_'#/e_i'_'i_i_e'r_r_i.............................................................................................
..............................................................................................................................v a s_
Table 2.6
.......................................'.+. ...i......... ..............t ...........+
Table 2.7
2.3 Benchmark measurements were obtained in order to verify optimal
CPU / core logic performance.
i..E°....m.L_..o.+..u._+.._.+.m..C.s.+>........... ... ..... ........................................................p + +
+....vo_a.r..a.._:.._o._+..V...u..:..!.s!.............. ......................................................,q: _ _
i Reverse FFT, 2048 pts. (s) 0.16
i Total time, include, graphics (s) 0.49
Table 2.8
Data transfer rate (KB/s) fDiscTec A260) 1062.7
...Ave_a._..s.+..+.k._.m.e...L.rm....).._i..m...T._.....m...6..0)...... ... .. .. .............. .._ 4: 2.... .........
...!.r..a.c._,t,.°..._a_+_.,S_.._m.e....(._),.._!...m..I_...,m.,.,6.°..).. ... ... .... . ... ..4-7 ........
Performance index 122.0
Table 2.9
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,11 ,11 i iiirl ...................... -
__'J _.t_.__qm i_,_._._lI_IL* __._.,._,_a__.[_ u__m
_..o..mp._..u.._.g..!_._. . . .. ....................i ..................i............2 86: I.
Disk index (DiscTec A2601 ] 8.6
i"i_'e2g_nd'in_i_i......................................................................!.............i'_'3 .....
Table 2.10
i CPU (Mhz) t 520.65
i FPU (Mhz) 1 1525.14
i...v!..a..e...o...(..c...h...ar.../..s..)....................... ....................................................._...........3 43 7: O.... .....:
Table 2.11
[..ce..u..._.)...............................................................................1 9 _ e: 9 :I
i FPU (Mhz) 1 1497.99 ]
i_i/i_o_i_T)_ .......................................................................!. .._:i:i/i_ ....I
Table 2.12
--_S ....... , 1 58:i71
Whetstones (K whet/s) [ 937.510
. N,O.,Ps..,(n.s_..OD. ................................................................. 1..............5.:..8.!.3.. .. .......
Table 2.13
....,r,.:._._:._.o.._?.s_._...,.::.:sz._.)."_------ -- --_---" . ........ .. . ...........................................! 7, 5..3..!.:,8... ......
Table 2.14
i...W!._.m._r.k.L(.i.-iO_. .. . .. . ..................................[ ;.;.i_i.0.._.8... iI
Table 2.15
_ Trac.kto.....t_....c.k.....s__k....'.mn.e (ms) .............................................. 2..71 ..............
Avera[e seek time (ms) 13.55
16 KB block read (KB/s) 1366.70
,..3.L .i_...._..k..r._.a..._./.9"..............................................................! 39.1:..9..9... .. ...
L64.._...b.!._.r_a..._/.s..)..............................................................._ 9 9 o:o5....
Table 2.16
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3. IDE INTERFACE
3.1 The following Touchstone Checklt v3.0 diagnostics and functional
tests were performed in order to validate the/DE interface.
_'h"4 "t"C:UI__,_ _ --
...Co.,.._o_!_r..p.!az.,... ..... . ...............................................................i ._.a..s.,._. . .......
Linear Read ! Passed
Butterfly Read t Passed
..._o.m._._.a...................................................................................j P_s_
Table 3.1
i..O!...sE..T_..Re...m..oy.ab.!e.._dDisk....._..'._'.e.r...v1=3.4...............................P_ ...........
i.....Ha....r.d.,_sk...fi.!,¢.._tc./.r_d t.._ ............................................... ..P.._ ...........
i Software and operating system installation Passed
Table 3.2
4. FLOPPY DRIVE INTERFACE
4.1 The following Touchstone Checklt v3.0 diagnostics and functional
tests were performed in order to validate the floppy drive interface.
L!ns_._...D..!.s.k. .... ................................................................................! V a_ s.ed
i.._...._.om.._.a._.. .. ..........................................................................._ .. _ass_ _.. .
i Random Write ! Passed
Table 4.1
Software installation t Passed
File write / read test I Passed
Table 4.2
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5. SCSl INTERFACE
5.1 The following custom diagnostics and functional tests were performed
in order to validate the SCSI interface.
Driver installation and verification _ Passed t
i Hard disk fil.e..)_,Ti.te./..r...eg.....d.t..e..s..t" ... .. .. .............. i Passed I
i"Sii'ii"ca'mera connecuon and diagnostics ..... !.............]3assed " " I
Table 5.1
! Base address register read/write Passed
i SCSI ID test Passed
i i(o _ster b_ _d____ ............................................................3 40.9.... ..
[ I/O Re_ster read/write test Passed
i IRQ 11 test Passed
Table 5.2
6. PCMCIA INTERFACE
6.1 The following custom diagnostics and functional tests were performed
in order to validate the PCMCIA interface.
_ '" _ ' , ,
Driver installation and verification [ Passed
'"'_'ar_i'i'ns_i'iaii'o_:"/iet_'o_"_i'/i'_e'_/Jon .................._...........Fa__i ...........
ATA hard disk boot source I Passed
. ATA hard disk file _xite / read test l Passed
ili ia;;i iiZZ:Z:;ZZZ iiZ ililZ ;; ;?ia/12Z
Table 6.1
....................................................
i PCMCIA ID test Passed
i I)0 Index base address 34a0
L...IL,..O...I.n.d...e...x..r.e._.."ste. r..r.ea..N.._..-!5t e...........................................................P...a..s._..d... .. ....
Table 6.2
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7. SERIAL PORTS
7.1 The following Touchstone Checkit v3.0 diagnostics were performed in
order to validate the serial ports.
Describe serial port I Has Loopback
•i Test data register, t Passed
!..T.est..!._!._pt..en._b.!e:. .................................................................[ ,v.,...s,_.,._d..........
_..T,e..s..t..!..n.t.e_p.t..!d:.... . ...................................................................!...........V a s..s.ed.. .....
Test line control. J Passed
Test modem control. ! Passed
•..T..e..s..t..l!..n.e..,s._..m.,,s.-.. ........... ... ......................................................................,p.,a.s s.e d
Test modem status. _ Passed
""¥_i"/i'/i_e'/e'ni"i;'au/i"/_t;4_..... :.................................................l ...........i;a_ ...........
Table 7.1
8. PARALLEL PORT
8.1 The following Touchstone Checkit v3.0 diagnostics were performed in
order to validate the parallel ports.
,(t_.t!l|_2 _ .... "":::. Jn_r,, _._
,...D...es.c...r!.i_..p....._....!.e._..W..rt ......... ..................................._ ._,..;.b.a.c...k....
,....T..e..s..t..P.N_!..e..l.._..m.....r..e.gister".. .......................................................P._ ...........
i Test with external loopbaclc Passed
i Printer interface test Passed
Table 8.1
9. SVGA CRT INTERFACE
9.1 The following Touchstone Checkit v3.0 diagnostics and functional
ports were performed in order to validate the SVGA interface.
f Video Memovj; ....... ) -Passed .... l
Table 9.1
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9.2 VIDEO TEXT TESTS
Mode 00h (CGA) 1 Passed
Mode 01h (CGA) [ Passed
...................................................................................................................I........... ............Mode 07h (MDA) ......................................................,.....................................
_"'M_'e0"2"h"(C'GX'j.................... l Passed
Mode 03h (CGA) / Passed
Table 9.2
.................................................................................................................. imlnmnlm .....
. Mode 00h (CGA) Passed
! Mode 0 lh (CGA) Passed
L_..07h._..A...). .........................................................................Pa s_ d ..
L.._._..e..°.Lh...(...C._._).... .. ... ....................................................................P a.s _...........
i Mode 03h (CGA) : Passed
Table 9.3
.......... -. rill I [I I I I
......................................
Table 9.4
9.3 VIDEO GRAPHICS TESTS
__c#:.r_n_ ---=
.._._.e.o_h.(cq )......................................................................................_ass _ d..........
•.._..O...5...h..._.C..._..A.),..... .. ... .. ....................................................................p a s s e _...........
Mode ODh (EGA COLOR) Passed
Mode 13h (MCGA) Passed
...M@..0,.6..h....(.C.._.A..,).... .......... .. ...................................................................Passed
,.._..e..o._,.h.._..A..C..O.._..O.._.!.. .. .. .......................................................P ._.s..e #....
i Mode 0Fh (EGA MONO) Passed
i Mode 10h (EGA HIRES) Passed
i.._._._..!.Lh..._CG.A)................................................................................._..a..s.. ._....... . ..
!..._e.._2.h.._._A_..... ....................................................................: .., P. a s s _.. ....
Table 9.5
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i Mode 04h (CGA) t Passed
i Passedi..M_.._..0._h.._A....C..0...L.Q_3.!... ....................................., ...........................
} Mode 13h (MCGA) ! Passed
i Mode 10h (EGA HIRES_ i Passed
................._._.,...:,..... AMode 12h (VG) ........................................................................... Passed .
Table 9.6
i Red ] Passed
i..._.n ..........................................................................................[...........P a_..d. ..
,.._!u.¢.... .........................................................................................1.. ........P.a s s..e _
Table 9.7
I ¢ ' '1' III I " 'i Ir .... Ill.__ r
..._.02.4..x..76.8...x..].6..¢..o._9.r . .. .. .. .... ..............................................._,_se4...........
...._.024..x.768.x.2.5..6...c..ojo_....... ......................................................._as._ ...........
1280 x 1024 x 16 color Not supported
640 x 480 x 16 color Passed
640 x 480 x 16 M color Passed
i 640 x 480 x 256 color Passed
.....................................
'_..........................................................................................................640 x 480 x 32K color Not supported
640 x 480 x 64K color Not supported
i 800 x 600 x 16 color Passed
.........................................................................................................................................
800 x 600 x 256 color Passed
: ....................................................................................................................................................
Table 9.8
10. FLAT PANEL DISPLAY INTERFACE
10.1 The following functional tests were performed in order to vafidate the
the flat panel display interface.
i-Checklt v3.0 dia_..ostics (see section 9) l Passed
i"i_i'ai'_ f'_gn_';g_j_"_i"_-_.._ggi'vg_fi'off............1 ........fassg'ci...........
ii)'fiverve_uon (_'ii"r_--_oiuu'o_i-(_--_o'n"9") 1 Passed
Table 10.1
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11. NTSC VIDEO INPUT
11.1 The following functional tests were performed in order to validate the
the NTSC video input.
LL\ "L ....................................... ,...., " .............................................
i Driver installation and verification Passed
i Microsoft Video for Windows compatibilirv Passed
i !ma_ecap!ure...............................................................................................Passe_
i Image sizing and scrollin,, Passed
Table 11.1
i Testing PC Video analog input interface Passed
Phillips 7191 does not detect a video source Passed
...Vide°._..test ........................................................................................._ s..e d
Table 11.2
12. ETHERNET NETWORK INTERFACE
12.1 The following functional tests were performed in order to validate the
the Ethernet network interface.
_ i'N_ff'.2 E i_r't iii_Ti_ _ i'i1_I _ _ _ __, t_ tr m _._• _ _ "_<g,Tn I_'_
i Driver installation and verification Passed
i Network connection to host Passed
: ..............................................................................................................................................
!...F!_.e.._t.e.../..r_.d..._a.._e_:o_k..............................................................P.a s _ d
Table 12.1
Base address register readA_rite ] Passed
"'ii/i_i__t'iiS"t;s?'.........................................................................."I XSa_i...........
ii)6"re_i;ieri;_a/i'_; .........................................................../............._'_6 .........
" I/O Register read/_xite test [ Passed
Chit,_ _eS!s3_rqo:9....................................................................[_ 4 3 _o 3
,..!,nt.e..n2.._..!._..b..a.c...k...(n.9..._._.,.,,_,._9).,_..b.:tA.t..e..s..t... . ...... .......... .._a.s _...... . ..
i Internal loopback (no MENDEC) 12 b)_te RUNT Passed
test
.....................................
............ ...........
Table 12.2
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13. SYSTEM LEVEL VALIDATION
13.1 The following functional tests were performed in order to validate
operating system comatibility.
Microsoft MSDOS ,'6.22 I Passed
Microsoft Windows for Wo.[.kg..r..o.up.s..)?.3..:..1..1.. .. .. .... 1..... Passed ..........
i"_'/o;'oii"_in/io;;;:s"_'_i:;;rk_t_i_on,'3.5........ [......;P_ss_i
"_g;;eiiiiie-ffar_Jii_...................................................................._ i;a_se/i ....
OS/2 v3.0 t Passed
Table 13.1
* Conner CFS210A IDE hard disk drive was used
13.2 ROM utility verification
The following functional tests were performed in order to validate ROM utility functionality.
! Processor revision Verified
"_iJ/;';_'_" .....................................................................................f';_'_i ..........Secondary, cache Verified
Table 13.2
•i System Time Passed
i System Date ...........P_sed... ...........
Video System , Pass..ed.............
i System Memory Verified
i •
! Extended memory, Verified
[..p.!_k...e.t.t._.p...0.v_....A._.. .... ... .................................................................._.a_. ..........
i Diskette Drive B: Not tested
Table 13.3
_ii;7_iiS/;i;i..................................................................................
Table 13.4
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•..9.!_k.d._y._._..t.....__u_ ...........................................................] P._. ........
System summaff screen at boot t Passed
""iSi's'_i'a;:"'gi_p'_'om/_i"_iui_"i_6g:(...............................Z .i_a_'ti...........
Pause on POST errors ! Passed
•...v.!.o_p_:..s_.e._...... .. .............................................................................! P a ss e d
Gate A20 at boot I Not tested
.................................................................................................................. ].....................................
Key click 1 Passed
Keyboard 9"pematic rate [ Passed
t
i..CO..M..po_.,!..,gt.. ......................................................................................P a..s _ a
i COM Port 2 AT Passed
i LPT Port At Passed
i Diskette Interace Passed
i IDE interface Passed
i PCMCIA PCI device Passed
i SCSI PCMCIA device Passed
i...Eth_._e.t...v....C.I...a_._. .... .......................................................................,P._S _ _ a.......... .
Table 13.6
i..s._.s._...p,as._wo_..!_............................................................................_..a..s s.e_.... ......
User Password is _ Passed
! Set Superviser Password Passed
i Set User Password Passed
i Password on boot Passed
i Diskette access Passed
i Fixed disk boot sector Passed
i System backup reminder Passed
Table 13.7
Power Savings Passed
...S_..b._...T!.m.eout........ .............................................................................Pa s s._.d. .. ......
, s_ cPus_ ............................................................................P _d
i Fixed Disk Timeout Passed
! CRT (in Standby) Passed
LT!m.er...R..e.s..e.t..a_d..W_e..,E._:e.n._.... ... ..... .. ........................................P_.s e d
Table 13.8
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...s_.s..t_m.T...e.mp....L...9....................................................................................,Va.s s..e.#.. .. .. ..
Svstem Temp Hi Passed
+5 V Tolerance Passed
...+..1.2..V..ToLe._ce....... ..............................................................................Vas_ ...........
,....C...V....q..Tg.._.e_c.e. .. ...... ..............................................................................V _ _...........
Battery minimum voltage Passed
Fan RPS (min.) Passed
......m....Q..._.O...N._...Z..n.a.b!._.. .... ... ......................................................._as _ ... ...
Table 13.9
i Thermal IRQ 10 Alarm " Passed
Table 13.10
;+G_':;r-o_:i_6M............................. !-'--=_Passa++
i Load From CMOS t Passed '
i Save to CMOS ] Passed
Table 13.11
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SAFETY DATA INFORMATION
NASA RTV Spray Application Procedure
f i
N/ A
|
Lyndon B. Johnson Space Center
Houston. Texas 77058
• PROCEDURE
Procedure for Spray Application of
Thin (1-7 mils) RW Siltcone Conformal
Coatings for Electronic Assemblies
JULY 1982
f
+p,"
This procedure has been established and approved by the JSC Engineering and
Development Directorate to provtde a standard process, fop the spray application
of thtn (1 to 7 mils thick) RTV (room temperature vulcanized) s_licone conformal
coa_tngs to elec_ontc assemblies.
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1.0 SCOPE. This procedure specifies the materials, equipment, appllcatlon
procedure, and quality requirements to be used in the spray applicatlon of thin
confomal coatings to printed circutt boards, wire-wrapped boards, and other
electronlc assemblleso
2.0 APPLICABLE DOCUHENTS. The following documents form a part of thts procedure
to the ex_en_ specified _erein:
a. MIL.A-461¢6, _hesive-Sealants, RTV, Slllcone, Non-Corroslve (for use
with sensitive metals and equipment).
b. JS_ S312, _P No. 3.1B, "Raw _terlal Specification _mpllance."
c. JSCM S312, OOP No. 3.10C, "Con1:rol of Limited Life Items."
.
d. NHB S300.4(3A-I), "Requirments for _Idered E1ectrlcal Connections."
3.0 DEFINITIONS, For the purpose of thts procedure, the following definitions
shall .apply:
a. RTV. Room temperature vulcanizing.
b. Confomal coating.
bjact ....o coat e_.
c. Room tem.p.erature.
d. Staktn_ compound.
of parts.
A coating that conforms to the configuration of the
Room temperature is defined as 75+4°F/Z4+2°C,
A matertal used (or bonding or mechanical attachment
e. Room humid_Ity. Relative humidity Z0-55 percent,
4,D REQUIREMENTS.
a, E&D (Engineering and Development) activity. The E&D Directorate shall
be responsible for authorizing the use of this procedure.
b. Contractor/user activity, The contractor/user shall be responsible for
the following:
(1) Proper implementation of the requirements presented herein.
(2) Providing necessary training of personnel in the use of equipment
and techniques used in applying conformal coatings of thin coating materials,
(3) Assuring that all personnel who perform or inspect conformal
coatings have demonstrated proficiency in producing high quality end items.
4.1 APPROVED MATERIALS. The following materials have been approved by JSC E&I)
and shall be used in conjunction with this procedure. Contractors shall use
approved materials from approved suppliers only.
1
((
Material Name
_m i m
Approved Source
3140 RTV $fl Jcone Rubber
Coattng as specified
In MIL-A-4614G, Type II
Oow Corntn9 Corp.
Mtdland, MI
Prtmer 1204 as specified
in MIL-A-4G146
Dow Corntng Corp,
Midland, HI
X3'I ene CommercJ al grade
Acetone . Technical grade
Ocher cleaning solvents
Federal specification O-A-15F
Ethyl alcohol, ASC grade, 95
percent by volume.
or 99.5
Isopropyl alcohol, best commercial grade,
99 percent pure.
Trtchlorotrffluoroethane, clear, 99,8
percent pure.
Any mixture of the above solvents.
Naptha VM_ (varnish makers & painters) grade
4.2 PROCESSING EQUIPMENT,
e
4.z.1
a. Slze and location. Facility dimensions shall be governed by work
volume. The area shall contain sufficient equipment and supplies to prevent the
a
need for an overlap of operatlons and shall be isolated from all other activities
that could result in contamination such as dust, metallic particles, water, oil,
and/or grease. Smoking or open flames shall not be allowed within 2G feet of an
area where coating materials or solvents are being used,
b. Ventilation. The conformal coating area shall be provided with forced
draft ventilation such that vapors are away from the operator and vented to the
outside.
c. Environmental conditions, Facility temperature shall be maintained at
75_+4°F/Z4_Z°C and the relative humidity shall not exceed 56 percent. A hygro-
meter and thermometer of juffl_ient quality to record an accuracy of +_ percent
relative humidity and +4"F/÷..ZvC tmnperature shall be installed within'the con-
formal coating area. The hygrometer and thermometer records shall be maintained
for a psrlod of 6 months and shall be made available to the procuring activity
upon request.
d. The work table shall be conductive and have an earth-ground connectlon
for grounding items being coated.
4.2.2 Cleanin 9. Equipment and materials applicable to cleaning of electronic
boards snail be as follows:
2
a. Ethyl alcohol, ASC grade, 95 or gg.5 percent by volume.
Isoprow1 alcohol, best c_erclal grade, gg percent pure.
Trlchlorotri19uoroethane, clear, gg.8 percent pure.
NOT__E:Any mtxture of a., b., and c. above Js acceptable,
d. Nonmetallic brushes, sizes and stiffness as applicable.
e. Atr supply, dry, ftltered and pressure regulated.
4.2.3 Assembly P,reDaration. Equipment and materials applfcable to preparation
and assemoiy of printed circutt boards shall be as follows:
a. HaskJng tape or masking materials (Jr applicable).
b. Handllng c11ps or blocks.
c. Lint-free gloves or dust-free ftnger cots.
4.2.4 Coattn_ Matertal Prep.arat.ion. Equipment and materials for preparation of
conformal coal:ings shall be as follows: _.
a. _xlng contafner (metal, glass, or ceramic).
b. Spatula (metal, glass, plasttc, or ceramic).
c. Coating material conforming to MIL-A-46145, type II.
¢.2.5 Application, Oratnln_, and Curing. Equipment and materials for app]ying,
draining, and curing of conTormal coatings sha]I be as fol]ows:
a. Brushes (natural bristle) suttab]e for the configuration of the o_ject
to be coated.
b. Curing rack.
c. Hot-a1_ cir_ulatlng oven capable of malntalnlng recommended cure temper-
ature wtthln _ F/_+2 C.
d. Spray equipment, capable uF Nroducing a u.tform spray pattern.
e. Grounding wires capable of grounding the workpiece(s) and the spray
appl icator.
4.3 OPERATIONS. The sequence of processing shall be as follows:
a. Preparatlon.
b. Cleaning.
c. Hasking.
b.
C
L
Ld. Priming.
e. Prepara_lon of coatlng.
f. Applylng coatl ng.
9. Curlng coating,
h. Cleaning.
4, 4 PROCEDURE,
CAUTION: THESE ASSEHBLIES CONTAIN PARTS SENSITIVE TO DAMAGE BY ESO (ELECTRO-
STKI'IC DISCHARGE). USE ESD PRECAUTIONARY PROCEDURES WHEN TOUCHZNGo HANDLING. AND
PROCESSING ELECTRONIC ASSEHBLIES. ASSURE THAT ALL EQUIPMENT. PERSONNEL. AND
ASSEHBLIES ARE FULLY GROUNDED DURING ALL PHASES OF HANUFACTURING TO AVOID INAD-
VERTENT ELECTROSTATIC ON4AGE TO ASSEHBLIES.
4.4.1 _. All printed wiring board/wire wrap assemblies to .be con-formal coac_l snail be received prepacked in conductive bagging material Prior
to removal of assemblies from conductive bagging, assure that all personnel,
fixtures, and associated tooling are fully grounded. The workplace shall be
grounded by connecting a ground wtre to the conducl:tve foam connector shorting
strip, etc., as soon as t¢ is removed from its protective packaging. Upon
completion of confomal coating activities, all assemblies will be repackaged tn
the conductive packaging material.
4.4,2 Cleaning, Clean the areas to be coated until 1:hey are free of flux
residues, grease, otl, and other contaminants by brushing and rinsing in a clean
suitable solvent (see note), The use of agttated counter current rinsing is
suggested for efficient removal of m_st organic residues. Remove excess solvent
by atr blast or by heating at 167+9 F/75+5 C for 1S minutes. During and after
cleaning, handle the boards careful"l:/ witil-lint-free gloves to prevent contamlna-
tion,
NOTE: The selection of a suttable solvent for cleaning a particular
assembly wlll depend upon safety, cleaning power, and effect on the parts and
finishes In the assembly. Cleaning solvents shall be in accordance with NHB
53004(3A-I). Special attention should be directed to insuring that the solvent
does not harm the workplace, Its markings, or its component.
CAUTION: CONTAHINATION OR DIRTY SOLVENT WILL LEAVE A RESIDUE ON THE SURFACE.
4.4.3 Maskln 9. Mask all areas in accordance with the drawing requlrements.
Tapes, silicone compounds, fixtures, and equivalent items may be used for
masking. Before using tape, the effect of the coating material on the tape
adhesive shall be checked by the cognizant laboratory In order to avoid contami-
nation of the coating material or solvent action On the tape adhesive. The
assemblies shall be premas_ed and all connectors shall be guarded with conductive
foams. Under no circumstances ,ill these maskants or connector guards be removed
during processing activities after cleaning.
4
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4,4.4 Primin_s A single coat of approved primer listed In paragraph 4.1 shall
be appllecl, e only fresh primer which shows no signs of precipitated matter.
Keep the prtmer container covered when not in use. Allow the appl/ed prtmer to
dry for 1 to 2 hours at room temperature before applying coating.
To eliminate occasional traces of a white crystalline substance tn the I204
prlmer, it is permissible to thin the primer by adding I part by volume of
V.M.&P. naptha to 4 parts by volume of primer. This m|xture may be reused pro-
vJded it is capped securely between uses and is re-Strained before each use. It
shall be discarded at the first sign of whtte residue on the primed surface.
4.4.5 Preparation of Coatln_ Materlal. Dilute the approved s111cone coatlng
material in the ratio of 1 part Oy volume of compound to Z parts by volume of
xylene. Mix thoroughly.to a uniform consistency with minimum entrapment of air.
Allow mixture to stand until most of the entrapped air bubbles have disappeared,
4.4.6 Application of Coating. After primer has atr dried, and Immediately prior
to c_atfng,, place t,e board to be coated tn an air circulating oven at
140_+4_F/60+,,Z_C for a minimum of 15 minutes. Allow the boards to return to room
temperature before coating.
Spray method,
as follows:
Spray coatlng of printed circuit assemblies shall be accomplished
a, Prepare coating material according to instructions of paragraph 4.4.5.
b. Apply a thin coat of coattng material with a minimum of overlap. The
assemb]y shall be sprayed from four directions to tnsure complete coverage of
mounted components.
c. Inspect the coated assembly and remove a]l bubbles using the tip of a
sharp insCrument such as a needle or sharpened soldering aid.
d. Cure the coated assembly tn accordance with Paragraph 4,4.7.
4.4.7 Cure Coating. The coating shall be cured in accordance wtth etther the
room temperature schedute or humidified elevated temperature Schedule given
below.
CAUTION: HANDLING BEFORE FULL CURE MUST BE DONE WITH CARE TO AVOID CONTAMINATION
--________
OR RUPTURE OF THE COATING.
a. Room temperature. Air dry a minimum of 20 hours at room temperature
and room humidity before handling. Ful] cure Is obtained In 7 days.
b. Elevated temperature. Air dry at room temperature for _ houromlnlmum,
followed by curing in a humidifier circulating air oven at 157+..gF/75+5 C and ZO
to 40 percent relative humidity for 16 hours minimum, Water used for Tumidifying
the oven shall be deionized on distilled water.
4.4.8 C1eanlng. Masking materials shall be removed as follows: Remove all
masking materials and clean the board fingers with a sl_arpened wooden or simllar
nonscratching tool, if required, to remove traces of coating material. To pre-
vent lifting of the coattng adjacent to masked areas, a scalpe_ or eazer blade
may be used to cut the coating before removing the masking maturtal. Extreme
care must be exercised so as not to cut the circuitry, score the board material
or thermal planes, or otherwise damage the v_rkpJece. Replace the unit tn its
anttistattc packaging envelope.
i
NOTE: Brushes, holding fixtures, and other implements subjected to the
coatin'g-'_atertal must be cleaned promptly after use, Place a tray of xylene in
the vented coatlng station and brush clean nonmeta111c itemS. _tal items may be
soaked tn xylene, but do not allow brushes to rematn tn xylene more than a few
minutes. Otscard contaminated xylene. When cleaning tools and containers
C associated with primer, use acetone as the preferred cleaner or xylene as anl tern e.
0
5.0 _ALITY ASSURANCEPROVISIONS.
C
5.1 WORKMANSHIP. Parts or assemblies shall be coated as defined herein. The
coating shall conform tO the contour of the parts. Occasional mall well-
scattered bubbles or bltsters up to .015 Inch in the greatest dimension, and not
bridging conducting lines, leads, or surfaces, nor penetrating from the outer
surface to the substrate are acceptable. Complete coverage will be determined by
visual examination of completed assmblies using ultraviolet light,
5.1.1 Inspection. Each coated assembly shall be Inspected for confomance to
the following inspection criteria. The criteria below do not apply to Insulated
wire portions of the assembly.
5.1.Z Acceptance Criteria.
following requirements:
An acceptable coated assembly must meet the
a. Coating shall be uniform in color.
b. Coatlng surface shall be tack-free.
c, Coating shall be continuous and present a smooth, ripple, free surface.
d. Coating shall adhere to the printed clrcutt board.
e. Coating shall be uniform In thickness and in the range of .001 to .007
inch _as determined by measurements on a test sample), wtth no excessive buildup
arouna components.
f. On units using wl.re-wrapped pins, coating bulldup (rlpple) of conformal
coating on the end of pins Is expected and acceptable.
5.1.3 Re_ectlon Criteria.
are not acceptab]e:
The following characteristics of coated assemblies
a. Entrapped air bubbles which exceed 0,015 inch in the greatest dimension.
b. Groups of two or more bubbles less than 0.015 inch in diameter within
any I square-lnch area.
c. Bubbles contacting conductive materials, or any void which exposes the
surface of conductive material.
Dow Coming 3140 RTV Data Sheet
Information About
High Technology
Silicone Materials
DOW CORNING
Now Contains Ultraviolet Indicator
DESCRIPTION
DOW CORNING" 3140 RTV coating is
a self-leveling, ready-to-use, room-
temperature-vulcanizing silicone
rubber• No corrosive by-products are
generated during its cure. As a result,
DOW CORNING 3140 RTV coating
can be used in corrosion-sensitive
electrical/electronic equipment with
no adverse effect.
DOW CORNING 3140 R'IV coating is a
clear material and allows easy visual
component identification, inspection
and repair• Its good tear strength
and toughness make it well-suited for
applications requiring ruggedness
and high durability• Other important
features include:
• Ease of processing - no mixing; no
heating; no exothermic heat during
cure; no solvent hazard
• Noncorrosive to copper and other
sensitive metals
• Good dielectric properties over a
wide temperature range
• Remains rubbery from -55 to 200 C
(-67 to 392 F)
• Easy to repair by cutting away old
material and replacing with new
material
• Resistant to harsh environments
such as ozone, corona, moisture and
weathering
• Meets requirements of MIL-I-46058C
and MIL-A-46146
• Recognized by Underwriter Labora-
tories for service to 180 C (365 F)
when used in minimum thicknesses
of 0.075 inch
• Recognized by Underwriters
Laboratories as a conformal coating
on PC boards
DOW CORNING ® 3140 RTV COATING
Type ............................................................................ One-part solventless silicone rubber
Physical Form ........................................................................... Ready-to-use viscous liquid
Cure ................................................................................... 24 to 72 hours at 25 C (77 F') and
20 percent relative humidity
Special Properties ...................................................................... Noncorrosive; self-leveling
Primary Uses ................................................................ Dielectric coating for electricaJ and
electronic equipment
TYPICAL PROPERTIES
These values are not intended for use in preparing specifications.
As Supplied
CTM; 0050 Viscosity, poise ............................................................................. 350
Coating Thickness, mils per dip ..................................................... 15
CTM 0098 Skin-Over Time, minutes ................................................................ 25
CTM 0095 Tack-Free Time, hours ................................................................... 1.5
CTM 0084 Cure Time, 25 mils, hours ............................................................... 24
Cure Time, 0.125-inch thickness, hours ........................................ 72
Full Cure, 0.125-inch thickness, days .............................................. 7
CTM 0010 Nonvolatile Content, percent .......................................................... 97
Thick Section Cure .................................................................... Good
As Cured _ - Physical
CTM 0176 Appearance ................................................................................ Clear
CTM 0022 Specific Gravity, at 25 C (77 F) .................................................... 1.05
CTM 0099 Durometer Hardness, Shore A, points ........................................... 22
CTM 0137A Tensile Strength, psi ..................................................................... 300
CTM 0137A Elongation, percent ....................................................................... 350
CTM 0159A Tear Strength, Die B, ppi ................................................................ 20
CTM 0293 Peel Strength, primed aluminum, ppiw .......................................... 24
CTM 0562 Volume Expansion, 25 to 100 C
(77 to 212 F), cc/cc-C ....................................................... 8.8 x 10 .4
As Cured 2 - Electrical
CTM 0114 Dielectric Strength, volts/mil ........................................................ 500
CTM 0249 Volume Resistivity, ohm-cm .................................................. 5 x 1014
CTM 0112 Dielectric Constant, at 25 C (77 F)
100 Hz ....................................................................................... 2.64
100 kHz ..................................................................................... 2.63
CTM 0112 Dissipation Factor, at 25 C (77 F)
100 Hz ................................................................................... 0.0016
100 kHz ................................................................................. 0.0004
'In most cases, CTMs (Corporate Test Methods)correspond to standard ASTM tests. Copies of CTMs
are available uponrequest.
2After 5 days at 25 C (77 F)and 50 percentrelative humidity.
Specification Writers: Please contact Dow Coming Corporation, Midland,
Michigan, before writing specifications on this product.
1989 Dow Coming Corporation All rights reserved.
* Contains ultraviolet indicator for
ease in inspection under a black light
USES
DOW CORNING 3140 RTV coating is
primarily used as a conformal coating
on printed circuit assemblies and
electronic components. It is also
+
ideal for encapsulating small circuits
or connectors.
HOW TO USE
DOW CORNING 3140 RTV coating
should be applied to clean, dry
surfaces. A satisfactory bond will
usually result on clean surfaces
without using a primer. For maxi-
mum adhesion, however, use
DOW CORNING-" 1204 primer or
DOW CORNING _ 1205 prime coat.
Surface Preparation
Clean and degrease all metal and
plastic surfaces. Then wipe or rinse
all surfaces, except acetate plastics,
with acetone. Rubber surfaces should
be roughened with sandpaper and
wiped with acetone.
Apply recommended primer to areas
where maximum adhesion is desired,
and allow the prime coat to dry as
directed on the prime coat technical
bulletin. Silicone rubber substrates
need not be primed, but should be
cleaned and roughened.
Application
DOW CORNING 3140 R'FV coating
may be applied by dipping, brushing,
spraying or flow coating. To apply
a conformal coating by dipping,
immerse the circuit board or assembly
into the silicone rubber slowly to avoid
entrapment of air bubbles. Withdraw
the assembly and allow excess rubber
to drain back into dip tank. Position
assemblies with sharp points down
during curing for best point coverage.
To apply DOW CORNING 3140 RTV
coating by spraying, it may be
necessary to lower the viscosity by
adding solvent. Any solvent of
suitable volatility, such as xylene,
can be used if it is free of moisture.
CAUTION: When using solvents,
provide adequate ventilation. Follow
all precautions given on solvent
containers.
The coating can be cut away with a
sharp knife for repair or modifica-
tion. To aid the removal of coating,
soak the coated unit in toluene or
similar aromatic solvents. This will
cause swelling and deterioration of
the coating.
Localized areas on circuit boards or
components can be coated by
applying DOW CORNING 3140 RTV
coating directly from its collapsible
container. The material will flow out
and level to a neat, uniform coating.
Curing
Let the unit stand undisturbed at
room temperature and 20 percent or
higher relative humidity. The time
required for proper cure will vary
with the thickness of the RTV coating,
the thickness of the parts being
joined, and the permeability of the
materials. Usually, 24 to 72 hours
will suffice for thin coatings or units
having one permeable member. Full
bond strength will be established
after approximately 7 clays at room
temperature.
When bonding two impermeable
surfaces together, as in the case of
two metal plates, cure time will
depend on the thickness of the
silicone rubber and the area under
the joint. The larger the unexposed
bond area, the longer the cure time
and maximum bond strength. Keep
the area enclosed by the joint to a
minimum. A metal-to-metal bond, for
example, should not overlap more
than one inch for best results.
DOW CORNING 3140 RTM coating
cures at room temperature by
exposure to existing humidity in the
air. Dow Coming recommends a
minimum of 20 percent relative
humidity for proper cure. Less
humidity will extend the curing time,
and higher humidity will form a
tack-free "skin" after approximately
2 hours at room temperature.
In thicknesses up to 0.125 inch, it
will cure to a solid rubbery mass in
72 hours. Optimum physical and
electrical properties are reached after
a cure of approximately 7 days at
room temperature.
DOW'CORNING 3140 RTV coating will
release small amounts of methanol
during curing. Provide adequate
ventilation in the working environ-
ment to prevent excessive methanol
vapor accumulation.
SHIPPING LIMITATIONS
None.
STORAGE AND SHELF LIFE
When stored in original, unopened
containers at or below 32 C (90 F),
DOW CORNING 3140 RTV coating has
a shelf life of 6 months from date of
shipment. While refrigeration is not
necessary, it may extend the useful
life of this product.
Since DOW CORNING 3140 R'IV
coating cures upon exposure to
moisture in the air, keep container
sealed when not in use. A plug of
cured material may form in the tip of
the tube during storage. This is easily
removed and does not affect the
remaining contents.
PACKAGING
DOW CORNING 3140 RTV coating
is supplied in 3-fl oz (89-mL), 1-pt
(473-mL) and 4.5-gal (17-L) containers.
MSDS INFORMATION
ATI'ENTION: PRODUCT SAFETY
INFORMATION REQUIRED FOR SAFE
USE IS NOT INCLUDED. BEFORE
HANDLING, READ PRODUCT AND
MATERIAL SAFETY DATA SHEETS
AND CONTAINER LABELS FOR
SAFE USE, PHYSICAL AND HEALTH
HAZARD INFORMATION. THE
MATERIAL SAFETY DATA SHEET
IS AVAILABLE FROM YOUR
DOW CORNING REPRESENTATIVE,
OR DISTRIBUTOR, OR BY WRITING
TO DOW CORNING CUSTOMER
SERVICE, OR BY CALLING
1-517-496-6000.
WARRANTY INFORMATION -
PLEASE READ CAREFULLY
DOW Coming believes that the
information in this publication is an
accurate description of the typical
characteristics and or uses of the
product or products, but it is your
responsibility to thoroughly test the
product in your specific application to
determine its performance, efficacy
and safety.
Unless Dow Coming provides you
with a specific written warranty of
fitness for a particular use,
Dow Coming's sole warranty is that
the product or products will meet
Dow Coming's then current sales
specifications. DOW CORNING
SPECIFICALLY DISCLAIMS ANY
OTHER EXPRESS OR IMPLIED
WARRANTY, INCLUDING THE
WARRANTIES OF MERCHANT-
ABILITY AND OF FITNESS FOR
USE. Your exclusive remedy and
Dow Coming's sole liability for breach
of warranty is limited to refund of the
purchase price or replacement of
any product shown to be other than
as warranted, and Dow Coming
expressly disclaims any liability for
incidental or consequential damages.
DOW CORNING CORPORATION
MIDLAND, MICHIGAN 48686-0994 DOW CORNING
"Dow Coming" is a regtstered trademark of Dow Cornrng Corooratton.
Prtnted in USA Form No I0-062A-89
Circuit Breaker Data Sheet
Airpax
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. Multi-Pole
Circuit
Breakers
Circuit demands and design inge-
nuity suggest a limitless number of
special combinations, ranging from
a two pole unit with one series
breaker and a simple ON-OFF
switch, to a more complex 3 pole
unit having one series, one shunt
and one relay configuration with
auxiliary indicator circuit contacts.
Two Pole
AP-12
Two of the basic units are com-
bined in a hermetically sealed case
to provide protection for dual cir-
cuits. A single toggle handle ac-
tuates both internal trip mech-
anisms. Conversely, an overload
in either circuit trips both si-
multaneously.
The AP-12 consists of two in-
dependent series trip breakers,
each available with its own rating
and delay characteristics. This two
pole unit can therefore have an un-
limited number of combinations,
which makes ordering by a code
system impractical, Thus, if the
poles differ, a descriptive drawing
is recommended.
All multi-pole units have provi-
sion for a rugged three point panel
mount. When the 6-32 panel seal
screws are used together with the
bushing mount, a level of shock
and vibration in excess of the spec-
ification values can be tolerated.
When the Screws are not used and
the bushing is secured, the bosses
contact the back of the panel insur-
ing performance to specification.
Three Pole
AP-112
Three circuits may be simultane-
ously protected. One actuating tog-
gle handle closes all circuits and all
poles trip in the presence of an ov-
erload on any circuit. Some typical
combinations could be: 3 series
poles; 2 series and one shunt; 2 se-
ries and one relay; or 3 series with
a set of auxiliary contacts. Like the
two pole breakers, each pole may
have different ratings and delays,
Two Pole
AP-12
Three Pole
AP-112
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"Threaded inserts exceed seated height of bushing by .005-.015 1.13-.38]
TOLERANCE --.031 [.79] ANGLES: _+5 ° UNLESS NOTED DIMENSIONS IN BRACKETS [ ] ARE MILLIMETERS
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Operating
Charactedstics
And Delay
Curves
The following table provides a
comparison of inrush pulse toler-
ance with and without the inertial
delay feature for each of the 50/
60Hz delays. Pulse tolerance is de-
. fined as a single pulse of half sine
wave peak current amplitude of 8
milliseconds duration that will not
trip the circuit breaker.
Delay Pulse Tolerance
41,51,61 4 x Rated Current
411=, 51F, 61F 8 × Rated Current
64, 65 10 x Rated Current
64F, 65F 15 x Rated Current
Typical Delay Curves
INSTANT
14
_t." _ ..It= _
.. m
L_
o
The delay curves below illustrate
the improved inrush tolerance pro-
vided by delays 64 and 65 compared
to standard delays, and a decision
guide regarding the need for the
inertial delay feature. Consult factory
for further assistance.
SHORT
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Nominal Values of Series
Resistance at -_25°C
Current Rsbngs 0C Series RelusL DC Senes Resist.
DC. _0/N, lOOHz All delys eBclp! Oelayl _1, _1. KI
40, _, IS0
50 ma 470 ohms 105 ont1_s
100 145 27 ohms
250 18 3 8 Ohms
500 4 3 1 0 Ohms
750 1 6 4 onms
1 0am!os " 15 23 ohms
20 2 g8 06 ohms
3 0 130 033 ohms
50 052 012 ohms
7.5 025 007 ohms
1010 016 006 Ohms
15.0 006 005 ohms
200 005 004 ohms
Tolerance at = 25% values DaSea on V-A memo0 after
1 hOur stabilization at IO(P_ raleO currenl Cortsul! fac1or'y
for omer limits
!-
!
!
L___ LONG
i r - :_:
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_IE.J B sir ar-._
" .....- Specifications
Trip Free: AP circuit breakers will
trip open on overload, even when
forcibly held on. This prevents the
operator from damaging the circuit
by holding in the breaker.
Trip Indication: The operating han-
dle of the breaker moves forcibly
and positively to the OFF position
on overload. It is not necessary to
manually "reset" to full "OFF" in or-
der to turn it on again.
Shock: All breakers withstand
100G without tripping, even while
carrying full rated current, with
shock applied in any plane, of 6 ms
duration. Test is made according to
Method 213, Test Condition 1 of
MIL-Std-202 as outlined in Para-
graph 4.6.14 of MIL-C-39019. Delay
40, 50, 60 breakers are tested at
90% of rated current.
Vibration: All breakers withstand vi-
bration from 10 to 55 cycles at .06
double amplitude and 55 to 2000
cycles at 10G, applied in any plane,
without damage and without trip-
ping even while operated at full
rated current. Test is made in ac-
cordance with Method 204A, Test
Condition C, of MIL-Std-202 as out-
lined in Paragraph 4.6.12 of MIL-C-
39019. Delay 40, 50, 60 breakers
are tested at 90% of rated current.
Ambient Operation: The breaker
will operate at any ambient be-
tween -40°C and +100°C.
Endurance: With the circuit breaker
operated as an ON-OFF switch at
rated current, operating life ex-
ceeds 10,000 operations at a rate
of 6 per minute.
Dielectric Strength: The breaker
will withstand 1250 volts RMS,
60Hz from terminals to case and
between the terminals when open.
Insulation Resistance: Exceeds
100 megohms at a potential of
500Vdc.
Panel Seal: The "O" ring provided
with the other illustrated hardware
provides a seal against a pressure
differential of 15 psi applied for an
hour.
Percent of Rated Current vs Trip Time in Seconds
At 25°C in Vertical Mtg. Position
Delay
4O
41
42
49
50
51
52
5,9
60
61
62
64
65
69
71
72
79
100%
No Trip
NO Trip
No Trip
NO Trip
No tnp
No tnp
No trip
No tnp
No trip
No trip
No trip
No ,trip
NOtnp
No trip
No tnp
No trip
No trip
•_50 =o _or delays 4050, & 60
"135% mpnlmum trio for delays 41.
125%" 200% 400% 800%
.010-.035 .007-.025 .004-.015 ,, .003-.015
.2-7.0 .055-.95 .01 -.24 .005-.08
3-60 .5-9.0 O1-1.75 .005*,1
100 Max. 050 Max. .020 Max. .015 Max.
.010-.035 .007-.025 .004-.015 .003-.015
4-4.0 .06-.6 .01-.2 .005-.035
40.40.0 .6-6.0 .01-1.5 .005-.05
.100 Max. 050 Max. .020 Max. .015 .Max.
.010-.035 .007-.025 .004-.015 .003-.015
5-5 .07-.7 .02-.2 .008-.08
4.0-40.0 .8-8.0 .01-.3 .005-.08
.90-10.0 .20-1.7 .04-,5 .012..100
9.0-60.0 1.15-7.0 .11-I .0 .010-.190
•100 Max. .050 Max. ,020 Max. .015 Max.
.2-7.0 .055-.95 .01-.24 .005-.08
3-60 .5-9.0 .010-1.75 .005-.1
,100 Max. .050 Max. .020 Max. .015Max.
42.49.71.72. & 79
Multiple Poles: One frequent use of
2 pole breakers is to interrupt
either or both sides of a power line•
Likewise, 3 pole breakers often use
3 identical coils. However, any 2 or
3 pole breaker may have any coil of
any delay in any desired combina-
tion. (Unless otherwise specified,
we assume the 2 or 3 poles to be
all alike.)
Case Seal: The breaker is fully her-
metically sealed, and will not show
evidence of leakage under total im-
mersion.
Lever Strength: The operating lever
or its seal will not be damaged by a
10 lb. force applied in any direction.
Short Circuit Capacity: When
tested in accordance with the pro-
cedures of UL1077, AP breakers
have a short circuit capacity of
1000 amperes at 32Vdc, 120Vac,
240 Vac, 60 or 400Hz. Parts are not
recognized to UL107-/for type UPI.
The rated Rupture Capacity per
MIL-C-39019 is 500 amperes, 50
volts DC, 500 amperes, 120 volts
AC and 300 amperes, 240 volts AC,
60 or 400Hz.
Ratings: AP breakers are available
in current ratings from 50 milliam-
peres to 20 amperes, 50 volts DC
or 240 volts AC maximum, 60 or
400Hz.
Contact the factory for de-
tailed test specifications, delay
curves and other current or Hz
requirements.
Auxiliary Switch Ratings: 0.5 amps
50Vdc or 120Vac.
Approximate Weights
Per Pole
oz. 9r_'ns
1.8 49
_
Decision Tables
For Ordering
AJrpaxAP/UP,
AP-MIL Circuit
Breakers
-)
The ordering code for AP magnetic
circuit breakers may be determined
by following the decision steps in
the tables shown here.
For example, the following is
the code for a two pole AP, hook
terminal, series unit, designed for
operation in a DC circuit. It has a
short time delay and a rating of 20
amperes. The coding given permits
a descriptive part number, but with
definite limitations. In the illustrated
double pole example (AP-12-1-51-
203), it is automatically assumed
that both poles are identical. One
great virtue of magnetic circuit
breakers is their adaptability to
complex circuits, thus variations
from pole to pole become the rule
rather than the exception. Descrip-
tive drawings are recommended to
avoid confusion.
Now it's your turn. To deter-
mine the ordering number for your
particular AP unit, simply follow the
steps shown. You may use this
number to place an order or as a
reference for further questions you
may have.
.... Fourth ,Decision
Hz and Delay
40 400Hz 150% instant trip
400Hz short time delay
400Hz long time delay
400Hz 135% instant trip
50 DC 150% instant trip
51 DC short time delay
52 DC Ion 9 time delay
59 DC 125% instant trip
60 50/60Hz 150% instant trip
61 50/60Hz short time delay
62 50/60Hz long time delay
64 50/60Hz high pulse, short time delay
(50/60Hz only)
65 50/6OHz high pulse, long time delay
(50/60Hz only)
69 50/60Hz 125% instant trip
.,_ DC, 50/60, 400Hz short time delay135% trip
_.. 1DO'50/60,35%trip 400Hz tong time delay
L"_J_; DC, 50160, 400Hz instant time delay
._,.,_ 135% trip
For addmon of kwtlal (lelay, add an "F" to
my claw numbs. -
Rrst Decision
Type
AP Hermetically sealec
magnebc circuit
breaker
UP Underwriters'
(Note I ) Laborator,es
recognized mrcuit
breaker
AP-MIL /1D through/6D
QPL per
MIL-C-39019B
Notes:
1. The UP has a wide glass terminal to meet
UL and CSA creepage sbecifications. Except
as completely non*standard, there =sno
space for more than two terminals and the
UP is therefore lira=tedto only the single pole
series cCrcuJtconfigurat=on(Third Decision
Table, -- 1). Delays available =nthe UP are:
40, 50 and 60
41. 51 and 61
42, 52 and 62
2. Users should refer to the apphcable draw-
rags of MIL-C-39019. The 6-32 threaded
mounted bushings, useful for added
strength, are approved under th=s
specification,
Parts ordered to MIL-C-39019/1B through
6B are covered by main specification MIL-C
39019A, and carry dash numbers 1 through
123.
Parts ordered to MIL-C-39019/IC through
6C are covered by mare specification MIL-C-
39019B, and carry clash numbers 200
through 259.
Parts ordered to MIL-C-39019/1D through
6D are covered by main specification MIL-C-
39019B, amendment 2, and cover dash num-
bers 200 through 259 as well as the new 300
series dash numbers. There are some =mpor-
--e
Decision Tables
For Ordering
Airpax AP/UP
AP-MIL Circuit
Breakers
Second Decision (Note 3)
Poles
Hook Screw
Terminals Terminals
-1 -7 Single pole unit mounted
with -_ threaded bushing
-12 -17 Two pole unit. bushing plus
(2) 6-32 threaded inserts
I
- 112 l - 117 Three pole unit, bushing plus
(2) 6-32 threaded inserts
Third Decision
Internal Configurations
-0 Switch Only (Omit 4th and 5th Decisions)
- 1 Series
-1R (Note 4) Series with Auxiliary Switch with pierced p_n
terminals
-1RC (Note 4) Series with Auxiliary Switch with cane hook
terminals
-3 Shunt
-4 Relay (5 amps max coil rating)
AP-12-1-51-203
Multipole units with mixed construction, poles numbered left to nght when
viewed from terminal end. (Note 6)
Fifth Decision (Note S)
Nominal Amperage Rating
Code Amperes
-051 .050 2.500
-101 .100 3.000
-201 .200 5.000
-251 .250 7.000
-401 .400 8.000
-601 .600 10.000
-751 .750 12.000
-102 1.000 15.000
-1251 1.250 17.500
- 1751 1.750 20.000
-202 2.000
See page 57 for maximum voltage ratings.
Code IAmperes
-252
-302
-502
-702
-802
-103
-123
-153
-1752
-203
V
rant differences within these three rewsions.
To assure that proper parts are recewed,
consult the factory for application ass=stance
if there ts any doubt about which version =s
correct for the application concerned
3. Screw terminals are available. Space per-
m_ts theur use only =n the series configurabon
(Third Decision Table). Standard terminals
are heavy copper hooks.
4. The SPDT auxiliary switch, available only
with the series circuit, may nave "R" solder-
mg terminals, flattened and p_erced, or "RC"
soldering terminals which are cane hoOkS.
5. The nominal current values for 100% of
rated current (see delay curves) are those
listed. Other values can be readily supplied,
in general, without delayed delivery. For val-
ues above or below the listed range, please
consult an Airpax sales office or sales repre-
sentative. For UP max=mum ratings see
page 57.
6. Consult factory for asscgned part
numbers.
PTC Fuse Data Sheet.
Raychem
RDEFAMILY
PTCResistanceDevices
forCircuitProtection
Overcurrentdovertemporatur8protecbon
ThePo/ySwitchcircuitprotector is a
positive temperaturecoefficient(PTC)
resistorthat undergoesa large,abrupt
changeinresistancewhenanover-
currentor hightemperatureheatsit
abovea specificpoint.
Normallyjust tensofmHliohms,the
resistanceof thePolySwltchprotector
increasesorders ol magnitudewhen
swttched.Thistncreaselimitscurrent
to severalmilliamps.
RemotelyreuttM_le
Whenthecurrentor temperature
fault thatcausedthedeviceto switch
hasbeensubstantiallyreduced,the
PolySwitchdewce resets:allowing
normal circuit operationto resume•
Theprotectorrequiresnomanual
resettingof replacement.
I_tchingInoncyclin#]operabon
Afterswitching,thePolySwitchdevice
islatched into its high-resistance,
protectivestateby thesmall,sustained
self-heatingcurrent.Theprotector
willresetonlyafterithascooledand
thefaultconditionhasbeencorrected,
thusavoiding continuouscyclingthat
couldcausecircuit damage.
' Ru#oedmnelithicconstriction
Since theyaremadefromsolid-state
material,PolySwitchdeviceshave
nomovingpans thatcanbedamaged.
Verso#lo.UL.recoonize#components
PolySwitchprotectorscanbemounted
onPCboards foreasyusein many cir-
cuits. ThedewcesareFR-encapsulated
(UL94V-0)for electricalinsulat/on.
Theyare recogmzedunder ULfile
numberE74889.
WideranetyolapplicJtions
PossibleapplicationsforPolySw_tch
devicesinclude.
• audiospeakers
b. batteries
• motors
• power supplies
• transformers
• solenoids
.t=mm emr=Jl _
Maximum operatingvoltage
Maximum interruptcurrent
• 50V(RMS)
40amperes
Maximum interrupt cycles 500
Temperature range:operating 0 ° to 70°C
storage -40 ° to 70°C
Maximum surface temperature in tripped state 1250C
Nominal resettime" < 20 seconOs(at 20°C)
(after I:x:_wer emoved)
Device resistance intripped state" V2/P_I
g/Mm
Amax. gneat.
Po,I P",l
.300 .2
RDEO70A ,70 .259 1.6 .220 .649
RDEOgOA .90 . .177 1.8 .150 .412
.380 .2
.445 .2
.510 .2
.570 .2
.695 .2
.835 .4
.975 .4
1,120 .4
ROE115A .1.15 . .123 1.9 .105 , 275.
RDE135A 1.35 .093 2.1 .079 .209
ROE185A 1.85 .059 2.4 ,050 .122
2.45 ,039 2.8 .033 .083
3.05 ,030 " 3.2- .025 .062
RDE390A 3.90 .021 3.7 .018 .044
IH • HOld Current TypicalTripCurrent(IT) = 2 x IH Pa • TypicalPower Oissipatedin
Tril_pedState_i Tripped State -,jHigh ResistanceEquilibrium R(max) • 1 HourAfter Trip
_D
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cured, flame-retarded
epoxypolymer meets
UL94V-0 require-
ments
m
m
m
I -
/.e_ mrt_/:
20 AWG, Sn plated Cu
0.032 -4-0,002 inches
Solderability per MIL-STD-202, Method 208D
Solder heal withstand per MIL-STD-202,
Method ZIO,Condition B
Solvent resistance per MIL-STD-202.
Method 215B
Caution:
OPeratnon beyond maximum ratings may
result m ruoture of the Oewce and possible
electrical arcing and flame,
i
]i
11 o
wr'_
_pv
I
Lb----
W il l
J
_Bm
g_l¢#emCo_erltien
Pot¥$mt_#Pmdutt_
300 ConsIitut_on Orive
Menlo ParR, California 94025-1164
415) 361 6900 TWX 910 3731728
All of the above information, including illustrations, is believed to bereliable, Users,however, should
independentlyevaluate thesuitability ofeach product for theirapplication.Raycbemmakes nowarran-
tiesas to the accuracy or completenessof this information, and disclaimsany liability regarding its
use, Raychem'sonly obligations are those in the Standard Terms and Conditions of Sale for this
product, and in no case will Raychem be liable for any incidental, indirect,or consequential damages
arising from the sale, resale, use.or misuse of the product.
Raychem Po/ySwitctr"Products
0
•S andardProductList
-MIF.O CUlII/Bff-
MAXIMUM _ II
IN/IT# 142LTAGE HOLO TRIP MAX fwhml
20901S 9 1.540 2.700 150.0 0.05
HZ;tXmV,_ P_t[4_
lY MUNIB Wfin! U _1
I O.94 0.42
21412 15 2.000 3.500 100,0 0.04 I 0.83 0.41
21413 15 3.500 5.500 150,0 0.0_ 1 1.10 0.51
20547 15 0.5_ 1.100 40.0 0,31 UL 3 .31 .30
RBEO85A 15 0.850 1.660 40.0 0.2.1 UL 3 .20 ,31
ABE110A 15 1.100 2.130 40.0 0.13 UL 3 .37
RBEI36A 15 1.300 2.540 40.0 0.09 UL 3 .43 .45
ROE165A 15 1.650 3.040 40.0 0.05 UL 3 .50 .52
RDE21)5A I 5 2,050 3.770 40.0 0.05 UL 3 .g .M
RUF.2TOA 15 2.700 4.960 40.0 0.03 UL 3 Jig .71
IIBE380A 15 3.800 6.400 40.0 0.02 UL 3 .63 .85
RB£,ITOA 15 4.600 0.160 40.0 0.02 UL 3 .97 .fig
RDF.570A 15 5.700 10,000 40.0 0.01 IlL 3 1.10 1.12
RBEO85A 15 0.850 15.600 40.0 0.01 In. 3 1.40 1.42
II0'EI)50A 50 0.500 1.100 40.0 0.4Z UL 3 ' .Z9 ' ,31
ROEOTOA 50 0.700 1.400 40.0 0.29 IlL 3 ,37 .39
ROEOgOA 50 0.900 1.780 400 0.10 UL 3 .43 .45
ROE115 50 1.150 Z,2OO 40.0 0.1Z IlL 3 .50 .52
ROE135A 50 1.380 2.500 40.0 0.00 UL 3 .50 .n
110£185A 50 1.050 3.430 40.0 0.05 UL 3 .89 .71
50 2,4,50 4,020 40,0 0.04 UL 3 .63 .6550 3.050 5.600 40.0 0.03 UL 3 .97 .99 _--
50 3.900 7.350 40.0 0.02 UL 3 1.10 1.12
I
RXEOt7 64) 0.170 0.280 40.0 4.85 UL 4 .Z1 .48
RXEO20 50 0.290 0.300 40.0 2.07 UL 4 .18 .40
RXEO25 50 0.250 0.380 40.0 1.03 UL 4 .19 .40
P,XE030 50 0.300 0.450 40.0 1Z7 UL 4 .22 .40
RXEO4O 60 0.400 0.600 40.0 01 UL 4 .Z? .52
nXE050 60 0.500 0.750 40.0 0.75 UL 4 ,20 .54
P,XEO66 60 0.050 0.980 40.0 0.48 UL 4 .33 .56
RXEO75 50 0.750 1.130 40.0 0.30 UL 4 ,37 ,511
P.XEOgO 60 0.900 1.380 40,0 0.34 UL 4 .40 JO
IIXE110 50 1.100 1.880 40.0 0,21 UL 3 .48 .41
RX£135 50 1.350 2.050 40.0 0.10 UL 3 .83 .55
RX£150 50 1.000 2.400 40.0 0.14 UL 3 .llO .62
RXEt85 50 1.850 2.000 40.0 0.1Z UL 3 .05 .67
RXE250 50 2.500 3.750 40,0 0.00 IlL 3 39 .50
RXE305 50 3.500 4.500 40.0 0.06 UL 3 .gO .02
RXE3T5 50 3.750 5.630 40.0 0.04 UL 3 1.03 1.23
I
21150 120 0.250 0.470 3.0 4.80 UL 4 .32 .81
20963 250 0.110 0.150 3.0 15.50 UL 4 .4Z .40
21104A 250 0.145 0.220 3.0 8.50 UL 4 .42 .48
21017 300 0.009 0.104 0.50 33.50 UL 4 ,44 .41
21091 64)0 O.O_i 0.104 0.50 33.50 2 .41 .40
i
21072 500 0.150 0.150 0.06 17.50 Z .41 .40
212148 64)0 0.145 0.229 1.0 8.50 . +2 .41 .40
I I II i
q
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Lithium Battery Data Sheet
" LJ
 lDiversified
[  Technology
An Ergon Co.
COMPONENT SPECIFICATION
COMPONEt_'r SPECIFICATION NO. 600000405
DESCRIPTION 3.6 V Battery
Manufacturer Data
Tadiran - T|,5|g6
DO NOT accept Batteries w_th
older than one (]) year!!
date
Cell Features
I 1 Stable vollage: 3.6 V
I I Leakproof: hermetic sealing
I I Long Life: Less lhan 1% sell (ti_ch_tge/year
[ I Wide temperature range: -55C to 485C
II UL recognized: File No. MH 12193
I 1 Concentrated energy: up to 42_0 Wh/kg
COMPONENT SPECIFICATION
SttEET
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DiversifiedTechnology
An Ergon Co.
COMPONENT SPECIFICATION
COMPONENT SPECIFICATION NO. 600000405
DESCRIPTION 3.6 V Battery
PRODUCT LIST
Recognized under the Comporlenl
P;oornm of U;_derwrltere Laboratories Inc,
File NMII 12193
Type Catalog No.
Max. UL Compone,t
Cnpaclty Dimensions Recognlllon
mAh mm(I.ch} Mr1 12193 Terminals
Zlra_C_
TL-2150 1/_AA'S 15-51-02-215-000
U;,AA/T 15-51-02-315-000
1/:,AAIP 15-5 t-02-415-000
TL-2100 AA/S 15-51-03-215-000
AA/T 15-51-03-315-000
AA/P 15-51-03-415-000
TL-2200 C/S 15-51-20 215-000
C/T 15-51-20-315-000
TL-2300 D/$ 15-51-30-215-000
D/T 15-51-30-315-000
TL-5137 DD/S 15-51-37- 215-000
DO/3" 15-5 t-37-315-000
750 o 14.7,25.2(e0.57= 1.0) Yes Pressure Contact
Flat Tab
Axial Pin
1600 o 14.7,50.5(o0.57,2.0) Yes Pressure Contnct
Fiat Tab
Axial Pin
5200 o26.0,50.5(ol .0,2.0) Yes Pressure Contact
Flat Tab
13500 o32.9,61.3(ol.3=2.4) Yes Pressure Contact
Flat Tab
27000 o32.9,122(81.3,4.8) No Pressure Contact
Flat Tab
M.ed___ P__C_weLGett_
TP-5830 D/r1" 15-50-30-310-000
TP-5820 C/T 15-5B-20-310-000
14000 o33.8,61.3(o 1.3,2.4) Yes Flat Tab
5500 026.0,50.5(oi.0,2.0) Yes Flal Tab
L_'feqTCLry_cI_:.U/J C_If$
"[L-5101 I/_AA/S 15-51-01-210-000
t/_AAq- 15-51-01-310-O00
IDAA/P ._5-51.01-410-000
TL- 5 t 04 /_ A/S 15-51-04.210-000
AA/T 15-51-04 310-000
AA/P ' 15-51-04-410-000
TL-5135 II_D]P 15-51-35-420-000
TL-5134 IhoD/p 15-51.34 420-000
TL-5186 BEL/P 15-51 -B6-420-000
BE'LIB 15-51-86-200-O00
B EL/SM 15-51-86-300-000
850 a 14.7,25.2(o0.57,1.0} Yes Pressure
Flat Tab
Axial Pin
1900 o 14.7,50.5(o0.57,2.0) Yea Pressure
Flat Tab
Axial Pin
1500 o32.9=10.0(oI.3,0.4) Yes Plug In
1000 a32.9,7.0(oi.3,0.28) Yes Plug In
370 o22.5,7.0(o0.9,0.28) Yes Plug In
n24,0,24.0(o0,94,0.94} Yes Plug In
824.0=24.0(80.94,0.94) Yes SMT
Contact
Contact
t:fLgh Te_e[_Ee__elt_J_O_(_J
TL-5526 ClT 15-55-26-31-000
TL-5551 D;T 15-55-55-31-000
TL-5576 DD/T 15-5F;-76-31-000
4500 026,50.5(ot.0_2.0) No Flat Tab
10000 o33,61.5(ol.3x2.4) No Flat Tab
22000 833,125(01.3=4.9) No Flat Tab
TL-S242/W 15-52-42-40-000 3.6V
1L-5253/C " 15-52-53-30-000 6.8V
TL-52BO 15-52-80-20-000 7.2V
7 L-S293/W 15-52-93-30-000 6.0V
"'Adffitlorl_l lypoe; el bflffr.ry _leL_c=rr}t3{IOFJRIR Rv_lt_hl_
0.7,0.6,2.4 Yes
0.8,1.5,2.3 Yes
0 8,I.5,2.3 Yes
0.8,13,2.3 Yes
COMPONENT SPECIFICATION
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Cooling Fan Data Sheet
$0LU770#
Chip Cooler (CC)
• Thinnest Chip Cooler at 10mm
• W'dh or without Alarm
• Ball Bearing Fan
• Patented single-coil DC
Brushless motor design
• Life expectancy 50,000 hours
at 80 deg C
• Heat resistance 3.9 C/W
• Thermoplastic UL 94V-0 i
• Die cast aluminum
• 45x45x10
• Catalogs, call 714-583-9802
f
• Controlled flatness to insure maximum contact.
• This should be used with a_thermai compound.
• To be used with 486 and Pentium processors
• Custom Designs available
A new approach to cooling:
* Locate cooling where you need it.
• Unique design provides high airflow with less
power and noise.
• Integrate cooling in the initial design phase.
Applications: Wherever spot cooling of devices or
enclosures is required.
• High speed microprocessors
• Data processing equipment
• Medical electronics
• Instnunentation
"_,-+ I-:- .......... _.++_ .... +"- _- -+ -- ,r++L ....
Part number 031 O-
Rated voltage (VDC)
Operating voltage (VDC)
range
Current (worst case) (mA)
Air volume (worst case) (mVmin)
at zero pressure (CFM)
Static pressure (worst (mmH:O)
case) at zero airflow (inH20)
Noise (worst case) (dB @ l m)
Initial RPM (nominal) (RPM)
Operating temperature (°C)
range
Storage temp. range (°C)
5 12 12H
5 12 12
4.5- 10.2- 10.2-
5.5 13.8 13.8
240 120 160
0.08 0.08 0.09
2.82 2.82 3.18
1.6 1.6 2.1
0.063 0.063 0.083
26 26 28
6500 6500 7500
-10 to -10 to -10 to
+60 +60 +60
-40 to +70
Weight (grams) Approximately 8.3
Bearing (load bearing) Precision sealed ball
Specifications subject to change without notice.
EVOXI nFA. 6
Copyright ©1994 Evox-Rifa, Inc. 1194
Tel: 708-948-9511
2.0
1.5
1.0
0.5
Static
;sure
(mmH20)
Worst case
figures
12H
5,12
0.05 0.1
Airflow (m3/min)
0.15
Shown actual size
_- 24mm --I
30mm
30mm
I
I
I I
10ram
In this view
airflow is toward
the observer
_ e3.2mm x 4
/_. . ;':",-':." _',,_,'_l.t,-;q;_ll;,r'C. :_l._,_ ,1..2-
5 12 12HPart number 0310-
Alarm signal available
Thermistor speed
control available
UL recognized E 131310
CSA certified LR92346
Wire colors
(positive / negative)
Standard wire len_h (mm/inch)
Yes
Pend Pend Pend
Pend Pend Pend
red/ red/ red/
green black black
122/4.8 (+ 10mm)
Wire type AWG 28, UL rated
Voltage withstand 500 VAC for 1 minute, from leads to frame
Specified life (Hrs @ 25°C) 50,000 minimum. Data at high temperatures is available.
Specifications subject to change without notice. Copyright {)1994 Evox-Rifa, Inc. 1194
EVOX ! 7 Tel 708-948-9511
PW Fins With Fan-<Highperformance Heat Sinks for LSI>
Attaching Metho(
Heat Sinks of Micro PW Fins and Micro Fans
combined together.
Cooling unit to be mounted to LSI directly.
Thermal double faced adhesive tape.
Specially designed Clamp (for PGA only).
Utilization of thermal compound between
PWFins and LSI is recomended.
iStandard Products
H-632- ----
Dimensions
Unit mm
r_
. -
fL
2_,
H 617 :ZT:
? •
5
Unit mm
i _ II
h"
Numbers
for----
05
O9
12-
14
31
b
32
Height
(mm)
16.6
20.6
23.6
25.6
10.0
11.7
Weight
(gram)
12.2
13.0
13.6
14.0
Fan Motor Specifiations
voltage(current)
12V(80mA)
5V(90mA)
19.5 12V(120mA)
21.5
12V(80mA)
5V(90mA)
Applications
QFP, TCP
e.g. lntel i486DX4,_
Pentium P54C etc./
PGA
e.g. Intel i486DX2,_
Pentium etc. /
Diamond Electric Mfg. Co., Ltd.
MHP Division
Head Office 5-13-12 Nishinakajima, Yodogawa-ku, Osaka 532. Japan
Tel: 81 6 308 8420 Fax : 81-6-303-0832
U.S.A. Office I I0 Research Parkway Dundee, Michigan 48131 U.S.A.
Tel: (313) 529 5525 Fax : (313) 529 5359
160 West Santa Clara Street, Suite 800, San Jose California 95113 U.S.A.
Tel: (408) 283 0255 Fax : (408) 283-0344
!ntei 1486D×4 ,486DX2 Penhum ?entil_ PSar ,_r_ Trade Marks of Intel Corporation
P W Fins <High Performance Heat Sinks for LSb
mFeatures
_ Design flexibdity ts excellent due to its manufacturing
method of Pressing and Brazing Technique.
Larger surface area due to its structure of No Thermal
Conduction Post for Annular fins.
No restnctton for Cooling flow direction.
Lightweight and very small due to the very high Heat
Transfer Efficiency.
Very useful even under hot temperature due To No
soldering process.
-_Thermal Resistance can be reduced by several tens
percent in companson with Pin Fins.
mStandard Products _-
H-___-_[_
Model Numbers Number of Fins including Heat Receiving Plate
(e.g.-05 means 5 fins)
Thickness of
I the pressed Fin
(Unit. mm)
Model Dimensions of Heat
Numbers Receiving Plate
Thickness of
Fin Plate
I
H-628 i 20_-- ": 1.6 (Thick) 0.16
H-634
H-635
H-624
H 623
H-621
25.4-- > 1.6 0.16
25.4--:_ 1.6 0.5
Thickness of the
pressed Fin
H-619
1.0
1.0
2.1
Fin structure
Staggered
Staggered
In-line
27 .... < 1.6 O.16 1.0 Staggered
Applications
; Intel i486DX4
44 , 1.6 0.5 2.1 Staggered
44-- _ 1.6 0.5 2.1
44,- _, 1.6 0.5
In-line
Intel i486DX2
i Natural covection
I
i Intel i486DX2
i
,Forced convection
i parallel to Fins
2.1 Staggered i Intel i486DX2
Forced convection
i
perpendicular to Fins
H-629 50 -i < 3.0 0.5 2. I staggered Intel Pentium
H-616 54-, 3.0 0.5 2. I staggered Intel Pentium
H-625 57_ _ 3.0 0.5 2.1 In line DEC Alpha
H-633 75 - _ 3.0 0.5 2.1 In-line DEC Alpha
Intel. i486DX2, DX41 Pentium are trade Marks of Intel Corporation. Alpha is a Trade Mark of Digital Equipment Corporation.
_IiV_l_I_ibliUlL_,mlUqJ, m, .b _Vl i F-
The electronic-cooling device
for your heat dissipation troubles.
What's the Micro Heat Pi 3es (MHP)?
Micro Hreat Pipes (MHP) are very small
package, and Diamond has developed
MHP for the purpose of cooling of semi-
conductors and other electronic systems.
The principle of the operation of MHP is
as follows.
Features of MHP
OThermal conductor with great thermal conductivity.
OBetter thermal response compared with the metals.
OEqualiy on thermal distribution.
OSmall size and light weight.
,_ EVAPORATOR -,-_ ADIABATIC SECTION _-CONDENSER
,: I _ _ i 1 1 1' ; A ¢ i & &
*++flI / / /,,, ,,
/ ii
HEAT INPUT // ,,' ," HEAT OUTPUT
CONTAINER(copper, silver, aiminum)
WICK(mesh : M. groove : G)
WORKING FLUID(water, alcohol)
Evaporation " absorb heat
Vapor " high speed
Condensation : radiate heat
Return of Fluid : inside of the wall
ONo electrical or mechanical power supply required, and maintenance free.
OFlat series ; Easy to fit To any heat sources.
OFlat series ; It can be mounted in a several different ways without changing the characteris-
tics, which is applicable to the portable electronic equipment.
OLarge variety of shapes could be obtained based on the heat transfer.
OCombination with PW Fins creates many options in many usage.
Typical characteristics of products
OMethod of measurement.
IMHPIH-335-140I
(" Th {//,_ ,¢ II 140
/_" 44 T/ _ HEAT SOURCE _/" 40 _._ 'HEAT RAOIATION F_N(A Lp)
unll : mm
Heat transfer flow wa MHP : W_
Shape : 2tx 108Wx 140L [Th:90 c. Ta:30c]
13
I I ''' ................. -_ ................. 4.................. _- ................. -_-
w11i1:!i..............i " ......._..................i ...:::::::i:
a ................. 4-................. i.................. _.................. :-
w 7 ]_)}_/'..--!-°-T_..._.................. i.................. i.................. i-
t 5 J.[[./,. ............... _.................. [ .................. _ ...... All'O ")
t
s 3 "l"_'_gr'"=" .........._ ..........A = 40m_.,.,,_er .....................
lJ _ : no fin ,_,,,_.'T. .......... 1 ................. L
0 Z0 40
Temp. d_fference : &Thc de_
Heat Pipe : H-335-140 ' Copper plate
MHP _nner thermal
(E) resistance RI
Rret ® © © H -9 ,ooHeat. I source _ T
Heal InD_t I'_ _ D_S_ii_ti"Heat translerathermalt I0,,,, VlareslstanMHpC_: ZxJ'w' rne0er809070_4
• Heat dkss)patlorl Flow Wo a
Th Tcl TC2 Temperalure Of MHP (surlace) [ C] t 60
Ta Temperalure of amo_ent _ C] u SO
r
Rc Thermal resistance at Ihe interlace between heat
source and mountmg surface of MHP - C'W] e 40
I_f Thermat resistance between heal radlalion fin °C 30
and amb,ent C,W]
W, = W-We ,_afts
&The2 =Th To2 degree
=2, rhc2 W, " C W]
Thermal dpstribubon of MHP
Spape . Zt X IOBW X 140L [Wl = 5W. Ta = 30 C]
......_-;.; ........................_......
i _, :
......T.......................""__ ...........................;
......!................................ f-'---"_ ............... i......
......T................................!................................T
i "
Th TCl TC2
Points on the surface
MHP + Copper
_{a,:'_o_d _lect_'ic Mfa. CO1, Ltd.
<Example I>
M tt p--_ ,",letal
JI chassis
t Nmel Interface bet_een M|tP and
Semiconductor device is surface contact
<Example 2>
r Metal plate A
Vias
Heat Spreader
L_ PW B
• Standard products list
Series
Flat M
L."I _L
Tube M
Type
H-331-L
H-332-L
H-333-L
H-334-L
H-335-L
H-002-L
H-003-L
H-004-L
H-005-L
H-006-L
H-007-L
H-008-L
Dimensions(mm) ]
1
t W _d ]
2 5.2 --
2 6.8 --
2 8.5 --
2 I0.0 --
2 10.8 --
-- -- 2
-- -- 3
-- -- 5
-- ' -- 6
-- -- 7
-- ' -- 8
" 6O
I
[ 8o I00
,j
Active Length:L (mm)
120 140 150 160
,__ 7 C
d
0
/-h
180
©
©
200
!
Diamond Electric Mfg. Co., Ltd.
MHP Division
Head Office
U.S.A. Office
5 13 12 Nishinakajima, Yodogawa-ku, Osaka 532. Japan
Tel : 81 6 308 8420 Fax : 81 6 303 0832
II0 Research Parkway Dundee, Michigan 48131 U.S.A.
Tel:(313) 529 5525 Fax :(3t3) 529 5359
160 West Santa Clara Street, Suite 800, SanJose California 95113 U.S.A.
Tel: (408) 283 0255 Fax : (408) 283 0344
Heat Shrink Data Sheet
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MIL-I-23053/5B
01Ma__y Ig_G
SUPERSEDING
MIL-I-23053/5A
20 May 1976
MILITARY SPECIFICATION SHEET
INSULATION SLEEVING, ELECTRICAL, HEAT SHRINKABLE,
POLYOLEFIN, FLEXIBLE, CROSSLINKED
This specification Is approved For use by all Depart-,
ments and Agencies of the Department of Defense.
The complete requirements For acquiring the sleeving described herein shall
consist of this document and the latest issue of MIL-I-23053.
REQUIREMENTS:
Contlnuous___9Peratln 9 temperature range: Classes I and 2" -55°C (-67"F) to
+135°C (+275°F); Class 3: -25"C (-13°F) to +125"C (+257°F).
C
II
I_ ' "i
_ /
:_ " NOTE:
ClassIflcatlon: The heat shrlnkable sleeving shall be furnished In the
followlng classes, as specified (see 6.2.1):
Class 1 - Flame resistant
Class 2 - Flammable (clear only)
Class 3 -Htghly Flame resistant
Color: Class 2 shall be furnished in clear. Classes I and 3 shall be
furnished In colors only. Colors shall conform to the requirements of Class I
of MIL-STD-I04. -
Longitudinal chan_e: Classes 1 and 2: ± 5 percent, overexpanded sleeving
+5, -SO percent; Class 3: ÷I, -10 percent.
Mllltary.__art number: The Mllltary part number shall consist of the basic
number of thls specification sheet and dash numbers as follows:
_:.
.?. _- .-.
M23053/5 - XXX
- X
L----Color designator (see 1.2.2)
Size IdentIfler (see Table I)
Class (Nhere no classes are specified,
the numeric "0" shall be used)
Specification sheet
Entire speclflctlon sheet revised.
AMSC NIA FSC 5970
_:_DISTRIBUTION STATEMENT A, Approved For public release; distribution ts unltmlteg.
THIS DOCUNENT CONTAINS #_ "" PAGES.
.6
MIL-I-23053/5B 59 mm 9999906 0027334 4 m
MIL-I-2)053/50
Example: Class l, gray (slate), 0.250 Inch (6.35 mm)_as supplied ID sleeving
shall be identified as M23053/5-I06-8.
TABLE I. Construction details, inches (mm). 1/
M
Military
part number
3/
Class 1
M2305315-IO1-*
M2305315-IO2-*
M2305315-IO3-*
M23053/5-IO4-*
M23053/5-IO5-*
M2305315-IO6-*
H23053/5-I07- _
M2305315-108-*
H23053/5-.IO9-*
M23053/5-110-*
H23053/5-111-*
M23053/5-112-*
M23053/5-I13-*
M23053/5-114-*
OVEREXPANDED
M23053/5-115-*
M23053/5-116=*
M23053/5-117-*
M23053/5-118-*
H23053/5-119-*
M23053/5-120-*
H23053/5-121-*
M23053/5-122-*
M23053/5-123-*
Class 2
M23053/5-201-C
M23053/5-202-C
M2305315-203-C
M23053/5-204-C
M23053/5-205-C
M23053/5-206-C
M23053/5-207-C
M23053/5-208-C
M23053/5-209-C
M23053/5-210-C
M23053/5-211-C
M23053/5-212-C
M23053/5-213-C
M23053/5-214-C
As supplied--
ID minimum
.046(I.17)
.O63(1.60)
.093(2.36)
.125(3.18)
.187(4.75)
•250(6.35)
.375(9.53)
.500(12.7)
.750(19.1)
1.000(25.4)
1.500(38.1)
2.000(50.8)
3.000(76.2)
4,000(101.6)
1.000(25.4)
2,000(50.8)
3,000(76.2)
4.OOO(101.6)
I.O00(25,4)
2,375(60.3)
3.000(76,2)
3,750(95.3)
4,500(114,3)
.O46(I.17)
.O63(1.60)
.O93(2,36)
.125(3,18)
.187(4.75)
.250(6.35)
.375(9.53)
.500(12.7)
.750(19.1)
1.000(25.4)
1,500(38.1)
2,000(50,8)
3,000(76,2)
4,000(101,6)
After unrestricted
ID maximum Hall thickness 2/
.023 (.58) .O16 ± .003 (.406 ± •076)
.031 (.Tg) .O17 + .003 (.432 + .076)
-- m
.046 (1.17) .020 + .003 (.508 + .076)
.062 (1.58) .020 + .003 (.508 + .076)
.og3 (2.36) .020 + .003 (.508 + .076)
.I25 (3.18) .025 + .003 (.635 + .076)
.187 (4.75) •025 + .003 (.635 + .076)
.250 (6.35) .025 + .003 (,635 + .076)
-- q
.375 (9.53) .030 + .003 (.762 + .076)
.500 (12.7) 035 + .005 (.889 + .127)
.750 (19.1) 040 + .006 (1.O16 + ,152)
I.O00 (25.4) 045 + .007 (I.143 + .178)
1,500 (38.1) 050 + .OOB (I.270 + .203)
2,000(50.8) 055 + .O09 (1,397 + .229)
.275 (6.99)
.550 (14.O) •045 + .007 (I
.810 (20.6) .045 + .007 (I
I.O50 (26.7) .045 + .007 (I
.462 (11.7) .045 + .007 (I
,680 (17.3) .045 + .007 (I
.840 (21.3) 045 + .007 (1
..
.930 (23.62) 045 + ,007 (I
1.4b_ (36.83) 045 + .007 (I
045 + .007 (1 143 + .178)
|43 + .178)
143 + .178)
143 +-.178)
143 + •178)
143 + .178)
143 + •178)
143 + .17B)
143 + .178)
023 (.58)
031 (.79)
046 (I.17)
062 (1.58)
093 (2.36)
125 (3.18)
187 (4.75)
.250 (6.35)
.375 (9.53)
.500 (12.7)
.750 (19.1)
1•000 (25.4)
1.500 (38.1)
2.000 (50.8)
.016 + ,003 (,406 + .O76)
.017 + .003 (.432 + ,O76)
.020 + .003 (.508 + ,O76)
.020 + ,003 (.508 + .O76)
.020 + ,003 (.508 + .076)
M
.025 + .003 (.635 + .076)
025 +
025 +
030 +
035 +
.040 +
.045 +
•050 +
.055 ÷
.-
003 ¢,635 + .076)
003 _.635 + .076)
003 (,762 + .O76)
005 (.88g + .127)
006 (1,O16 + .152)
007 (1.143 + .]78)
008 (I.270 + .203)
009 (1.397 + ,229)
2
m
m
m
m
m
m
m
m
m
m
m
MZL-Z-230531S.
TABLE I. Construction details, Inches (mm). I/ - Continued
Military
part number
31
Class 3
M23053/5-301-"
H23053/5-302-*
M2305315-303-*
M23053/5-304-*
M23053/5-305-*
M23053/5-306 -_
M23053/5-307- *
M23053/5-308-*
M2305315-309- _
M23053/5-310-*
M2305315-311- _
iAs supplled
ID minimum
-i
.046(I.17)
.063(1.60)
.093(2.36)
.125(3.18)
.187(4.75)
.250(6.35)
.375(9.53)
.500(12.7)
.750(19.1)
1.000(25.4)
1.500(38.1)
After unrestricted shrlnKaqe
ID maximum
.023 (.5B)
.031 (.79)
.046 (I.17)
.062 (1.58)
.093 (2.36)
.125 (3.18)
.187 (4,75)
.250 (6.35)
.375 (9.53)
.500 (12.7)
.750 (lg.l)
Nail thickness 2/
.016 + .003 (.406 + .076)
.017 + .003 (.432 + .076)
.020 + .003 (.508 + .076)
.020 + .003 (.508 , .076)
.020 * .003 (.508 + .076)
.025 + .003 (.635 , .076)
,025 + ,003 (,635 + ,076)
.025 + .003 (.635 + .076)
.030 + .003 (.762 + .076)
• 035 + .005 (.889 + .127)
.040 + .006 (1.016 , .152)
_/ Diameter limits for object to be enclosed shall be as recommended in
technical data.
2/ Wall thickness values are less when shrinkage is restricted.
3/ The asterisk In the Dart number shall be replaced by color code
designations (see 1.2.2)-.
Unrestricted shrt.nka_e"
minutes.
Test method 4.6.5: 200 ° + 2°C (392 ° + 4°F) for 3
TABLE II. P__h_.si __calprgper___ties_. 1/
Characteristic
Ass___pp_Ued:
10, minimum
Heat shock
Secant modulus,
psi (MPa),
maximum
Concentricity
Requirement
Table [
No cracks,
flowing or
dripping
25,000 (172.4)
70_ minimum
(50_ minimum for
over expanded sizes)
3-----"
Test procedure and conditions
4.6.3
4.6.8 Classes l and 2" 250" + 3"C
(4B2 ° + 6"F); Class 3: 225" + 3"C
(437 ° + 6"F)
4.6.13.1, 2 percent strain, ASTM
D B82
4.6.3.3
I
mm
mm
m
m
U
m
I
m
nm
m
m
m
m
m
mm
MIL-I-23053/5B 59 m 9999906 0027336 8 m
M IL- I-2305315B
TABLE I[. Phy.sica! pro_e..rt_l_eS.11
Characteristic
Color stability
Clarity stability
Clear
Restricted shrinkage
Voltage withstand
s
AFter unrestricted
shrinkage:
ID, maxlmum
Hall thickness
Tensile strength,
psi (MPa), minimum
Ultimate elongation,
percent, minlmum
Dielectric strength,
volts/mll (Kvlmm),
minimum
Volume resistivity,
Ohm-cm, minimum
Olelectrlc constant,
maxlmum 31
m
Speclflc gravlty,
maximum
Hater absorptlon,
percent, maximum
Corrosion
Requirement
Pass
Pass
No cracks
Pass
Table I
Table I
1,500 (10.3)
200
500 (19.7)
Classes ] &
3 -lO _4"
Class 2 - lO '_
Classes l and
3-3.1
Class 2 - 2.7
Class 1 - 1.35
Class 2 - l.O0
Class 3 - 1.50
Classes l and
3-0.5
Class 2 - 0.2
No corroslon
Test procedure and conditions
4.6.16 175 ° + 2"C
(347"+ 4"F), 24 hours
4.6.17 175" + 2"C
(347 ° + 4"F), 24 hours
4.6.6.1.1 175" + 2°C
(347" + 4"F)
4.6.6.2
4.6.3
4.6.3
4.6.14 ASTM D 638, 20 inches/mlnute
4.6.14 ASTM D 638, 20 inches/minute
4.6.2 ASTM D '267l
4.6.2 ASTM D 876
4.6.2 ASTM D 150
4,6.2 ASTM D 792
4,6.2 ASTM D 570, 24 hrs.at 23°C
4.6.10.1 and 4.6.10.2
175" + 2"C (347" + 4"F),
16 hours
m
mm
m
m
m
n
m
m
m
n
m
m
m
m
m
MIL-I-23053/SB 59 mm 9999906 0027337 T J
MIL-I-23053/5B
TABLE If. p.hysIcal proPeFties. I/ - Continued
7_
..
Cha-'_r-a-c-te r-i-s-t.-ic- .......... IRequ iremen t ..... Test- pr()cedure-and condtttons
Low temperature
Flexibility
Flammablllty
Heat resistance,
property after"
Ultimate
elongatlon,
percent, minimum
Fluid resistance,
property after:
Tenslle strength,
psi (MPa),
mlnlmum
Dielectrlc strength
voltlmil (Kv/mm),
minimum
Fungus resistance 21
No cracking
Class 1 - seiF-
extinguishing
within one
minute and no
more than 25
percent of in-
dicator flag
burned or char-
red. No drip-
plng, flowing of
large sizes;
Class 2 - N/A;
Class 3 - Pass
I00
l,O00 (6.9)
400 (15.8)
No growth
4.6.7.1 Classes 1 & 2:
-55 ° + I"C (-67" + 2°F);
Class 3: -25" + l'C
(-13 ° + 2"F)
4.6.15.1
4.6.15.3 _
4.6.9 For 168 hours, Classes
I and 2" 175" + 2°C (347 ° + 4°F);
Class 3: 150" ± 2"C (302" ± 4"F)
4.6.11 (Use 23"C, not 35"C).
4.6.2 ASTM G 21
11 Unless otherwise specified, the stated requirements, test conditions
and procedures are for all classes.
21
w
MIL-I-2305315 materlals do not normally support fungus growth. Per-
formance of this requirement is at the option of the acquisition
actlvlty (see 6.2.1).
m
m
m
mm
m
m
Im
mm
MIL-I-23053/SB 59 mm 9999906 0027338 1 mm
MIL-I-2305315B
31 Dielectric constant Is a requirement only when specified In acqulsltlon
document.
Shelf life conditions: Supplier shall certify to storage at 40°C (104°F) for
4 years. Conformance to 3.5. See 3.5.2 for shelf llfe extension.
Intended use: Heat shrinkable flexible polyolefin sleevlng is used for llght
duty harness jackets, wire color coding, marking or identlflcatlon.
NOTE:
Flammabtlit_ - Class 2 heat shrinkable sleevings
described In this specification sheet have not
been flame retarded and will burn readily. These
sleevings (Class 2) shall not be considered for
acquisition wllen flame resistance is required.
Custodians
Army - ER
Navy - AS
Air Force - 85
Review activities:
Army - AR, ER, MI
Navy - EC
_Ir Force - 99
DLA - GS
User activities:
Army - ME
Navy - MC
Preparing activity:
Navy - AS
(Project 5970-0577-05)
m
mm
m
m
m
mm
mm
m
mm
m
m
mmm
me
m
m
Capacitor Data Sheet
Diversified
Technology
An E_on Co.
COMPONENT SPECIFICATION
COMPONENT SPECIFICAIION NO.: 170001100
DESCRIPTION: Surface Mount Ca_a_cltor, 100uF @ 10Ve 20%
Tolerance. E_CRsg_.Siz_j_0Z_CON
MANUFACTURER
OS-CON (SANYO) 10SMI00M
7-
f
• Table 8--1
Size
Code
E
SM Series Characteristics List
Part Number Rated Nominal Tangent of
voltage capacitance loss angle
•_,.1 (V) (/_F) (less than)
20SM47M 20 - ,t7 0.07
20SM68M 20 68 0.07
IOSMIOOM 10 I00 0.08
6SM150M 6.3 150 0.09
II Dimensions t,,.,t _)
elJe(:;'/,"' )q . :
,t:=
-Leakage "_2 E.S._. _3
current I (100_300K Hz)
(/, A) (less tha_n)_ Q) (less than)
-- _'I _ -
_o.o _ 8o
4_,._...... / _
Explanation of Code Number
R! M -t-TS
_ q4' (5)
I i
i
MPONENT SPECIFICATION
I 16 SL 4
l
I Sheet 1
of
Taping or forming code (1 or 2 figures)
Capacitance tolerance ( I figure)
Capacitance (! _3 figures)
Series name (2 figures)
Rated voltage ( I or 2 figuJ'es)
DOCUMENT#" 170001100 REV:I.0
DII FC:_M201o
e:\ engk_eer_forms\compepec.chp 5-4-94
Molex Connector Data Sheet
Pin and Socket Connectors
Current Rating (Current Density)
Current rating is key to selecting the right connector. It is
stated in amperes per circuit with each circuit of the
connector carrying the rated current. The rating is based
on the current level passing through the terminal resulting
in a 30 degree Centigrade (maximum) temperature rise.
The current level is then de-rated due to adjacent terminal
heating, based on the number of circuits in the housing
(insulator).
Connector Size (Circuit Density)
Circuit density, expressed in circuits per square inch, is a
relative measure of the size of a connector as reflected in
the number of circuits that can be accommodated in one
square inch of real estate. The higher the circuit density,
the smaller the connector. Connector size is a major
design consideration in printed circuit board applications
and where equipment downsizing is required. When a
connector is mounted in a panel or bulkhead, size may
also be a factor.
Engagement Force
Engagement force, measured in pounds per circuit, is the
effort required to mate the plug to the receptacle. Total
connector engagement force is approximated by multiply-_
ing the number of circuits in the housing by the per circuit
engagement force. (Due to other factors, actual force may
be somewhat higher.) Engagement force can be a major
concern in higher circuit count housings due to potentially
high total mating forces, and in printed circuit board
applications where high mating forces could damage the
printed circuit board. In these cases a connector family
with a lower engagement force or a terminal having a
lower engagement force within a family should be chosen.
Wire Size
The size of wire to Which terminals are crimped is not
generally a critical consideration. The Molex connectors
listed on this chart will typically accommodate the range
of 16-28 AWG. Should your application require a heavier
wire gauge (a smaller AWG number) for mechanical
strength or current carrying capability, choose a compatible
connector family.
Configuration and Circuit Size
Molex power connector families are all available in f_ee-
hanging or panel mounted wire-to-wire configurations.
Most are also offered in vertical printed circuit board
header assembly configurations. PC tail terminals can be
used to customize the standard plug with any combination
of male and female pc (solder) tail terminals. Right angle
header assemblies are also available in some connector
families.
Choose the circuit size that meats your specifications
based on:
1. current rating
2. number of module-to-module interconnects needed
3. total connector engagement force
4. size of the connector
Operating Voltage
The voltage rating is established by U.L. standards at
either 250 or 600 volts. These voltage ratings are RMS
values (Root Mean Square) and therefore apply to both
AC and DC voltages. Generally the higher voltage ratings
are obtained by fully enclosing both the male and female
terminals in the housing (insulator). Shrouded housings,
or fully isolated contacts also off3r protection of the
contacts during assembly and handling of your products.
Materials and Plating
Housings are available in nylon with a flammability ratings
of UL 94V-2 and, in some families, a 94V-0 rating, The
higher 94V-0 rating indicates that the material will
extinguish itself (in case of fire) more rapidly than the
94V-2 material. A 94V-0 rating does not infer a higher
operating temperature rating, but rather a higher resistance
to flame continuance.
The standard terminal plating options available for Molex
power connectors are tin, tin/lead, and overall or select
gold. Tin plating is appropriate for most applications
where per circuit currents are above 0.5 amperes. Gold
plating should generally be specified in applications
where signal or low current lines are used, high mating
cycles (>30 cycles) are likely, or within harsh environments.
Terminal base materials offered are brass and phosphor
bronze. Brass is the standard material and affords an
excellent combination of strength and current carrying
capability. Phosphor bronze is recommended where:
1. a thinner base material is used to obtain a lower
engagement force
2. high engagement/disengagement cycles are likely.
3. prolonged exposure to high ambient temperatures
are likely.
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Mini-Fit Family High Current/High
Density Power Connector System
The Mini-Fit Family of High Current/High Density Power
Connectors is designed to meet your requirements for a
interconnection system with the broadest possible
configurations and options. The Mini-Fit Family allows you the
greatest design flexibility in your product's interconnection
system, allowing you to interconnect:
Mini-Fit, Jr.
o Wire to Wire
o Wire to Board (vertical header)
[] Wire to Board (right angle header)
Mini-Fit, BMI
o Blind Mating Wire to Wire
o Blind Mating Wire to Board (parallel mounting'
[_ Blind Mating Wire to Board (right angle mounting)
o Blind Mating Board to Board (parallel boards)
[] Blind Mating Board to Board (right angle boards)
Mini-Fit, TPA
o Wire to Wire with Secondary Terminal Retention (TPA)
[] Wire to Board (vertical header) with TPA
o Wire to Board (right angle header) with TPA
UL Recognized, CSA Certified and T.U.V. Licensed
• (°C)
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The Mini-Fit, Jr., Mini-Fit, BMI, and Mini-Fit, TPA accept the
same terminals and application tooling further reducing your
design and qualification effort.
The Mini-Fit Family also features:
D Current rating up to 9 amperes per circuit
o 600 volt rating
[] Positive housing locks
Fully isolated terminals
o Low engagement force terminals
[] Available in 94V-2 and 94V-0 materials
[] UL recognized, CSA certified, TUV licensed
[] 10 milliohm contact resistance
o
10
Mating Force Vs. Circuit Size
2 Circuit .......
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Max InSertiOn _ J
(inliuill//X// /'
/_Mal Mahng
//_//// (36'-C;ci_
/ / _ M,n .Unmahng
/ / J r-" M,n Unmal)ng
I/ I I (3O"cv_,,)-
_--_-- )"- r" - T . -.---;
2 4 6 8 10 12 14 16
Ckt. Size
Specifications
Material:
Terminal- Brass or Phosphor Bronze
Plating -- Tin or Select Gold
Housing -- UL 94V-0 nylon 6/6 or UL
94V-2 nylon 6/6
Mechanical:
Temperature Rise- (Carrying rated
current load) 30"C max.
Mating Force -- 0.7 kg./1.54 Ibs. per
circuit max.
Unmating Force _ .05 kg./.11 Ibs. per
circuit min. initial
.04 kg./.09 Ibs. per circuit min. after 30
cycles
Electrical:
Voltage Rating -- 600 (RMS)
Current Rating -- 9 amps - 2, 3 circuits
8 amps - 4, 5 and 6 circuits
7 amps - 8 and 10 circuits
6 amps - 12, 14, 16, 18, 20, 22 and 24
circuits
Contact Resistance -- 10m_. max.
Insulation Resistance -- 1,000 M_ min.
Dielectric Strength -- 1,500V ac
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ini-Fit Family
Jr,
Mini-Fit, Jr. Series is designed for high
density applications which require the
flexiblity of wire to wire and wire to board
configurations in the interconnection system. The
Mini-Fit, Jr. is appropriate for both power and signal
as it can carry currents of up to 9
amperes/circuit and has a 10 milliohm contact
resistance.
Current rating up to 9 amperes per circuit
600 volt rating
10 milliohm contact resistance
" o Positive housing locks
D Fully isolated terminals
o Low engagement force terminals
a Available in 94V-2 and 94V-0 materials
[] Available in 2 thru 24 circuit housings
[] UL File No E-29179, CSA File No 19980 TUV licensed
[] Uses standard Mini-Fit series terminals
5556- o 5559- • •P1
Female Crimp Terminal Plug wig Mtg. Ears
5559-,, P 5558-.
Plug W/Meg Ears Male Crimp Terminal
_. D_ain Holes )
5557-..R 5556-,.A2, 5566-..A.
Receptacle 5556-..B2. 5566-..B,
Vertical Header Vertical Header
W/Mtg. Peg_ W/O Mtg. Pegs
42232--- 5569-.,A2. 5569-.oA1.
Polarizing Key Right Angle Header Right Angle Header
(For use with W/MIg. Pegs W/Mtg Flanges
Standard Plugs \
and Receptacles) \ -
Ordering Information (Order Terminals From Page 11K) Vertical Shading Indicates Single Row Version
CIRCUIT SIZE Dual Row _ Row 02 03 04 06 ' 06 04 10 12 14 16 18 20 22 24
Amperes/Clrcult (Max)" 9 9 . 8 O | 7 7 6 | 6 $ 6 6 6
Voltage Rating (Mu)' 600 600 600 NO £_0 600 600 600 600 600 600 600 600 600
Dim A Inch 213 .543 .378 .87,1 .543.3 .7_ J,7.__44 1.03._.99 1.205 1.370 1.535 1.7._.___ 1.865 2.030
mm 5_4 llzl 9,6 _ 13_6 16r0 22_2 26,4 30_$ _,Ip$ _rO 43,2 47r4 5116
RECEPTACLE {5557-NR)*" Uses Female Terminal 5556
,v2 ,9,,xxxxl,,,, x. 20e=J.: 401. ol. .21 .2,401.21 .21 22 1.2240
94V-0 39_.l-XXXX I 39-01-:[XXX e-2025 e-400,1, le _51,.40611.2DeS e.2085 e.2105 e-2125 e.2145 e.2165 e-2185 e-2205 e-22251e.2245
PLUG (5559-NP_'" USes Male Termkt_ 5556
Panel Mount 94V-2 39-01-XXXX ! 39-01-XXXX •.2021 e-4032 •-2041 e.4052 •-2061 •,2081 •.2101 e.2121 i •'2141 I •'2161 •-2181 C/F C/F C/F
94V-0 39-01-XXXX 39-01-XXXX e-2026 e.4033 e:2046 • .-4(.-4.(.053•-2066 •-2086 •.2106 e-2126 o-2146 o.2166 o-2186 C/F C/F C/F
FreeHangin(j94V-2 39-01.XXXX 39-01-XXXX e-3023 e-4036 e.3043 e.4056 e-3063 e.3083 •.3103 e.3123 o.3143 e.3163 C/F C/F "CIF C/F
94V-0 39-01-XXXX 39-01-XXXX e.3029 a-4037 e.3049 e.4057 e-3069 e.3089 e-3f09 e-3129 •-3149 e.3169 C/F C/F C/F C/F
Panel Cutoul "E" inch .425 .756 591 1.0(17 .756 .921 1.067 1.252 1.417 1583
mm 10p6 16_ 15,0 2"tte 19,2 23_4 27,6 31_8 36_0 40_2
$,TRAIN RELIEF (41995)'" 15-04-XXXX CIF •-0340 ClF •-0294 C/F • -0296 • -0343 C/F • -0345 C/F C/F C/F C/F C/F C/F
POLARIZING KEY (42232_ • 15-0,1-0211 • 1504-0211 Use w,=fhReceplacte Hoc_n 9 (5557_
RIGHT ANGLE HEADER (5569-N) Tin Plain
PCBMountmgFlanges94V-2 39-29-XXXX 39-30-XXXX •-1028 e-3031 e-1048 o-3051 o.1068 •-1088 e.1108 e-tt28 •-1148 •-1168 e-1188 •-1206 •-1228 I e.1248
94V-0 39-29-XXXX 39-3_XXXX e-1027 a.3032 e-1047 e-3052 •-1067 e.1087 e.1107 e.1127 e-1147 e-1167 e-1187 e.1207 •-1227 e.1247
PCBMountmgPegs94V-2 39-30-XXXX 39-30-XXXX •-t020_ e-3036 e-1040 e-3055 •-1060 e.1080 o;1100 •-1120 •.1140 e-1160 C/F C/F C/F C/F
94V-0 _39-30-XXXX 3g-30-XXXX --0020 .-,_6, e¢040 • ,,,-3,,0,66._060 .-0(O f_lOOle-0120 e-0140 ..0160 C/F C/F C/F C/F
RIGHT ANGLE HEADER (5569-N) Gold Plated (30 Mlcro_ch) _:_JJ
PCBMounl;ngFian(:jes94V-2 39-29-XXXX 39-30-XXXX •-5023 e,3033 •.5043 e-30531•._o3 •.S0e3 e.5103 e.6123 •-5143 •-5163 o-5163 •-5203 •-5223 •.5243
94V-0 139-29-XXXX 39-30-XXXX •-4029 e-30-':l 4 0-4049 e-.I054 •-4069 •-4089 o-4109 0-4129 •-4149 •-4169 o-4189 e-4209 •-4229 e-4249
PCB Mountm9 Pe_js 94V-2 39-30-XXXX 39_I0-XXXX •-1021 e.3037 •.1041 e-3057 e-1061 e.1081 •.1101 e-tt21 e.1141 e.1161 C/F C/F C/F C/F
94V-0 39-30-XXXX 39-30-XXXX •-1022 a-3031_ •.t042 •-3058 e-1062 •-1082 •-1102 [e-1122! e.1142 e.1162 C/F C/F C/F C/F
"'Strain relief accepts both plug and receptacle Requires use of "Free Hanging" Plug (w/o ears),
Accepts standard receptacle in sizes 6-24 For 2 or 4 circuit, strain relief uses receptacle Order No. 39-O1-3042 (94V-2) or 39-O1-3048 (94V-0),
• US. Standard Prodoct, available through Motex franchised distributors,
C/F = Consult factory, part designed or in tooling after publication date.
"Rating based on lully loaded housings
|
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--Mini-Fit Jr.
5557-NR Housing 5566-NA Header Assembly Vertical Header w/o Pegs Vertical Header w/Pegs
Uses 5556 Terminal Peg Mounted Version Available P.C. Board Layout P.C. Board Layout
t A_ 378 ,772 ,378 Ckt. No. 9 .504 ,138
iij i i I 165 _ _ r rl
Cl(t No. 1 2 3 4,2 11,6 4,2 3 2 Ckt No. 1
TyT),
5559-NP Housing
Shown with Optional Panel Mounting Ears
Uses 5558 Terminal
Typ
Mounting Hole Details tar
5559-NP Housing
Dual Row
.378 t--_ A _ .941 -- E
|,,0,5 t5, f
;-' ; '-I-r I Max. Paredi I
_ 3 2 Ckt Nor .457J
, 11,6 .22Ol
Typ 5,6 10
5569-NA Right Angle Header
Flange Mounted Version
165 ,394 504193
,I_)_- _-' ! _ pc9
ckt No 4 L/1" --___FCkt NO I I 1"]" l P.C. Tilt Length
• ;._, F- i _ ._ _ ] L 137" (3 5ram)197r-.J !.- . _ 165 _ ,..-. , - •
5,0 4,2 - 18,9 4-40 x 5/16 Screw
Max.
Peg Mounted Version
.11 _ 14
.217 .118 T .018 Typ
LIIIIltlT 055 __5,.
1,40 :_ b-X 4,7o
4,2 Typ Typ. Dis. 4,_o CkL # I Typ.
Single Row
.157
.= -1
Right Angle Header w/
Flanges P.C. Board Layout
.16E T 4,.071 .
217T.i,2_2 _/'C,_ "YP
III 
• ' I" _3,2
42
2 PlCS.
Right Angle w/Pegs P.C.
Board Layout 6-24 Ckts.
.165
_071 --
• 42
_,,w\_ _ _ I Typ.
' _ 3,0
Typ.
CIRCUIT SIZE Dual ROW _ngM Flow
AmpereilC_rcult (Ms,,)"
.Voltage Rating (Max)'
Diet A inch
mm
VERTICAL HEADER (5566-_ 1'1nPlated
Low Profile Mountin994V-2 39-28.XXXX, '-- N/A
94V-0 39-28-XXXX N/A
Drain Holes g4V-2 39-29-XXXX N/A
94V-0 39-31-XXXX N/A
Ordering Information Vertical Shading Indicates Single Row Version
02 03 t 04 06, 06 08 10 12 14 1_ 18 20 22 |4
g 9 | | 3 7 7 $ 6 6 6 5 6 6
600 _00 5O0 $00 6OO 6OO 0OO iS00 S00 $00 600 6OO 6OO _00
.213 .543 .378 .874 .54._33 .709 .874 1.039 1.205 t.370 1.535 1.700 1.865 2.030
5,4 1l_11 9_6 _ 13,$ 15,5 22,2 26 4 30,5 34,11 3t,0 4.%2 47,4 51_$
[e-1023 i NIA o-1043 N/A o-1063 o-1083 _ e1123 01143 e-1163 o-1183 e-1203 e-1223 e-1243
• -8020, N/A • -8040 N/A • -8060 • -8080 • -8100 • -8120 • -8140 • -8160 I • -8180 • -8200 • -8220 • -8240
=-3066 NIA e-3066 ,, NIA e.3066 e-3086 e-3106 o-3126 o-3146 e-3166 C/F
I,-0020 N/A 0-0040 NIA e-0060;o-0080 o-0100 o-0120 o-0140 o-0160 C/F
PC_Mounbn_Pe_94V-2 39-29-XXXX 39-30-XXXX e.90_3 o.f03g o.g043 C/F o.9063 Io.9083 o.9103 e-g123 a-9143 e-9163 C/F
94V-0 39.29-XXXX 39-30-XXXX 99027 0.2030 0-9047 C/F,. o-9067 ;o-9087 o-g107 o-9127 o-9147 o-9167 C/F
Drain Hates 94V-2 39-29.XXXX 39-36.XXXX • -9022 I • -_)0_¢_ • -9042 CIF., • -9062 ! • -9082 • -9102 • -9122 • -9142 • -9162 C/F
94V-0 39-29-XXXX 3g-30-XXXX e-9026: •-203_ e-9046 C/F 0-9066 0-gO86 o.9106 o-9126 •-9146 0-9166 C/F
VERTICAL HEADER (5566_ Gold Plated ( 30 MlcroMch_
LOWProfile Mounting 94V-2 39 29-XXXX N/A • -0023 NIA • -0043 N/A • .0063 • -0083 • -0103 • -0123 • -0143 • -0163 C/F
94V-0 39-29-XXXX N/A 0-6028 N/A •-6048 , N/A e.6068 •-6088 o-6108 o-6128 o-6148 o-6168 C/F
[_sinHoles94V-2 39-31-XXXX N/A 0-0027 N/A o-0047 N/A o.0067 •-0087 o-0107 o-0127 e-0t47 •-0167 C/F
g4v-0 39-3t-XXXX NIA 0-0028 N/A 0-0048 .,,NIA •-0068 e-0088 •-0108 o-0128 a-0148 o.0168 C/F
PCBMountln(jPegsg4V-2 39-29-XXXX 39-30-XXXX ie-9025 o-2031 e-9045 C/F 0.9065 •-9085 0-9105 •-9125 o-9145 e-9165 C/F
94V-0 39-29-XXXX 39-30-XXXX 0-9029 e-2032 e-904g C/F, 0-9069 0-9089 •.9109 o-9129 a.g149 0-9t69 C/F
Dram Hotesg4V-2 39-29-XXXX 3g-30-XXXX !e-9024 e-503g •-9044 C/F •-9064 ==.9084 e.9104 •-9124 •-9144 e-9164 C/F
94V-0 39-28-XXXX 39-30-xxxx !o-9028 0.,6030 e-9048 CIF e-9_68 e.9088 •-9108 •-9128 o-9148 •-9168 C/F
trafn relief accepts both plug and receptacle. Requires usa of "Free Hanging" Plug (w/o ears)•
,ccepts standard receptacle in sizes 6-24 For 4 circuit, strain relief uses receptacle Order No. 39-01-3042 (94V-2) or 39-01-3048 (94V-0).
"-.._r_.S Standard Product, available through Molex franchised dist.butor
C/F = Consult factory, part deigned or in tooling alter publication date
"Rating based on fully loaded housings
C/F C/F C/F
C/F C/F C/F
C/F C/F C/F
C/F CIF C/F
C/F CJF C/F
C/F C/F C/F
C/F C/F C/F
C/F C/F C/F
C/F C/F C/F
C/F C/F C/F
C/F C/F C/F
C/F C/F C/F
C/F C/F C/F
C/F C/F C/F
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APPENDIX 12
ABBREVIATIONS AND ACRONYMS
FINAL REPORT- September 22, 1995
.List of Abbreviations and Acronyms
A Amps
AHr Amp Hours
ANSI American National Standards Institute
APM Advanced Power Management
APW II Advanced Portable Workstation II
ARPA Advanced Research Projects Agency
BIOS Basic Input Output System
BITF Built-in Test Facilities
BM Battery Module
0(2 Degrees Celsius
C Charge
CPU Central Processing Unit
CRT Cathode Ray Tube
DM Display Module
DRAM Dynamic Random Access Memory
DMA Direct Memory Access-
ECC Error Correction Code
EDAC Error Detection and Correction
ECL Emitter Coupled Logic
°F Degrees Fahrenheit
GUI Graphical User Interlace
HDDS High Definition Display Systems
HDTV High Definition Television
Hz Hertz
IDE Integrated Drive Electronics
IEEE Institute of Electrical and Electronic Engineers
ISA International System Arcl'titecture
KB Kilo Bytes
KM Keyboard Module
FINAL REPORT-September22, 1995
LAN LocalArea Network
lbs pounds
LCD Liquid Crystal Display
mAh Milli Amp Hour
MHz Megahertz (1,0(X},()00 Hz)
NASA National Aeronautics and Space Administration
NTSC National Television Standards Committee
PC Personal Computer (Apple, DOS, UNIX, etc.)
PCI Peripheral Component Interconnect
PCMCIA Personal Computer Memory Card International Association
IKST Portable Computer Technology
PDA Personal Digital Assistant
PWA Printed Wiring Assembly
RTC Real Time Clock
SAIC Science Applications International Corporation
SCSI Small Computer System Interface
SIMM Single Inline Memory Modules
SNB Subnotebook
SRAM Static Random Access Memory
SVGA Super Video Graphics Accelerator
TFF Thin-Film-Transistor
V Volts
VESA
VGA Video Graphics Accelerator
WSM Wireless Server Module
